



LM3405A 1.6MHz、1A定電流降圧型LEDドライバ、内部補償回路内蔵、TinySOTおよびMSOP-PowerPAD™パッケージ

1 特長

- V_{IN} 動作範囲: 3V~22V
- 1Aで5個までの高輝度LEDを直列に駆動
- 薄型のSOT-6およびMSOP-PowerPAD™-8パッケージ
- スイッチング周波数: 1.6MHz
- EN/DIM入力によるLEDのイネーブルとPWM調光
- 300mΩ NMOSスイッチ
- $V_{IN} = 5V$ のときシャットダウン電流40nA
- 内部補償ありの電流モード制御
- サイクルごとの電流制限
- 入力電圧UVLO
- 過電流保護
- サーマル・シャットダウン

2 アプリケーション

- LEDドライバ
- 定電流電源
- 産業用ライティング
- LEDフラッシュライト
- LED電球

3 概要


LM3405Aは1A定電流の降圧型LEDドライバで、大電力LEDを駆動する単純で高効率のソリューションを実現できるよう設計されています。消費電力を最小化するために0.205Vのリファレンス電圧フィードバック制御を搭載し、各種のLEDを駆動するために1個の外部抵抗で電流を設定できます。スイッチング周波数は内部的に1.6MHzに設定されているため、小型の表面実装インダクタおよびコンデンサを使用できます。LM3405Aは電流モード制御と内部補償を備えているため、使いやすく、範囲の広い動作条件全体にわたって予測可能で高性能なレギュレーションを実現します。このデバイスは、最大入力電圧が22Vであり、最大5個の高輝度LEDを1Aの順方向電流で直列に駆動でき、単一LEDの順方向電圧は約3.7Vです。追加機能として、ユーザーがアクセス可能なEN/DIMピンによるLEDのイネーブルとPWM調光、サーマル・シャットダウン、サイクル単位の電流制限、過電流保護が搭載されています。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
LM3405A	SOT (6)	2.90mm×1.60mm
	MSOP-PowerPAD (8)	3.00mm×3.00mm


(1) 提供されているすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。

代表的なアプリケーション回路



Copyright © 2016, Texas Instruments Incorporated

効率とLED電流との関係($V_{IN} = 12V$)



目次

1	特長	1	8	Application and Implementation	15
2	アプリケーション	1	8.1	Application Information.....	15
3	概要	1	8.2	Typical Applications	19
4	改訂履歴	2	8.3	System Examples	21
5	Pin Configuration and Functions	3	9	Power Supply Recommendations	25
6	Specifications	4	10	Layout	25
6.1	Absolute Maximum Ratings	4	10.1	Layout Guidelines	25
6.2	ESD Ratings.....	4	10.2	Layout Example	25
6.3	Recommended Operating Conditions.....	4	11	デバイスおよびドキュメントのサポート	26
6.4	Thermal Information	5	11.1	ドキュメントのサポート	26
6.5	Electrical Characteristics.....	5	11.2	ドキュメントの更新通知を受け取る方法.....	26
6.6	Typical Characteristics	6	11.3	コミュニティ・リソース	26
7	Detailed Description	8	11.4	商標	26
7.1	Overview	8	11.5	静電気放電に関する注意事項	26
7.2	Functional Block Diagram	9	11.6	用語集	26
7.3	Feature Description.....	9	12	メカニカル、パッケージ、および注文情報	26
7.4	Device Functional Modes.....	14			



4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision C (May 2013) から Revision D に変更	Page
「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクション 追加 - Changed $R_{\theta JA}$ for SOT package from 118°C/W to 182.9°C/W - Changed $R_{\theta JA}$ for MSOP package from 73°C/W to 55.3°C/W.....	 1 5 5

Revision B (April 2013) から Revision C に変更	Page
Changed layout of National Semiconductor Data Sheet to TI format	23

5 Pin Configuration and Functions



Pin Functions

NAME	PIN		I/O	DESCRIPTION
	SOT	MSOP-PowerPAD		
BOOST	1	4	O	Boost voltage that drives the NMOS output switch. A bootstrap capacitor is connected between the BOOST and SW pins.
GND	2	2, 7	—	Signal and power ground pin. Place the bottom resistor of the feedback network as close as possible to this pin.
FB	3	1	I	Feedback pin. Connect FB to the LED string cathode and an external resistor to ground to set the LED current.
EN/DIM	4	8	I	Enable control input. Logic high enables operation. Toggling this pin with a periodic logic square wave of varying duty cycle at different frequencies controls the brightness of LEDs. Do not allow this pin to float or be greater than $V_{IN} + 0.3\text{ V}$.
VIN	5	6	I	Input supply voltage. Connect a bypass capacitor locally from this pin to GND.
SW	6	5	O	Switch pin. Connect this pin to the inductor, catch diode, and bootstrap capacitor.
NC	—	3	—	No connection.
DAP	N/A	—	—	Attach to power ground pin (GND).

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
V_{IN}	−0.5	24	V
SW voltage	−0.5	24	V
Boost voltage	−0.5	30	V
Boost to SW voltage	−0.5	6	V
FB voltage	−0.5	3	V
EN/DIM voltage	−0.5	($V_{IN} + 0.3$)	V
Junction temperature, T_J		150	°C
Storage temperature, T_{stg}	−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
LM3405A IN SOT PACKAGE				
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	
LM3405A IN MSOP-PowerPAD PACKAGE				
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V_{IN}		3	22	V
EN/DIM voltage		0	($V_{IN} + 0.3$)	V
Boost to SW voltage		2.5	5.5	V
Junction temperature		−40	125	°C
I_{LED}	SOT package		400	mA
	MSOP-PowerPAD package		1	A

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LM3405A		UNIT
		DDC (SOT)	DGN (MSOP-PowerPAD)	
		6 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	182.9	55.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	53.4	62.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	28.1	38.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.2	8.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	27.7	38.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	8	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

Unless otherwise specified, $V_{IN} = 12\text{ V}$. TYP values are for $T_J = 25^\circ\text{C}$ only; MIN/MAX limits apply over the junction temperature (T_J) range of -40°C to 125°C . Typical values represent the most likely parametric norm, and are provided for reference purposes only.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{FB}	Feedback voltage		0.188	0.205	0.22	V
$\Delta V_{FB}/(\Delta V_{IN} \times V_{FB})$	Feedback voltage line regulation	$V_{IN} = 3\text{ V to }22\text{ V}$		0.01		%/V
I_{FB}	Feedback input bias current	Sink/source		10	250	nA
UVLO	Undervoltage lockout	V_{IN} Rising		2.74	2.95	V
		V_{IN} Falling	1.9	2.3		V
	UVLO Hysteresis			0.44		V
f_{SW}	Switching frequency		1.2	1.6	1.9	MHz
D_{MAX}	Maximum duty cycle	$V_{FB} = 0\text{ V}$	85%	94%		
$R_{DS(ON)}$	Switch ON resistance	SOT ($V_{BOOST} - V_{SW} = 3\text{ V}$)		300	600	mΩ
		MSOP-PowerPAD ($V_{BOOST} - V_{SW} = 3\text{ V}$)		360	700	
I_{CL}	Switch current limit	$V_{BOOST} - V_{SW} = 3\text{ V}$, $V_{IN} = 3\text{ V}$	1.2	2	2.8	A
I_Q	Quiescent current	Switching, $V_{FB} = 0.195\text{ V}$		1.8	2.8	mA
	Quiescent current (shutdown)	$V_{EN/DIM} = 0\text{ V}$		0.3		μA
V_{EN/DIM_TH}	Enable threshold voltage	$V_{EN/DIM}$ Rising	1.8			V
	Shutdown threshold voltage	$V_{EN/DIM}$ Falling			0.4	V
$I_{EN/DIM}$	EN/DIM pin current	Sink/Source		0.01		μA
I_{SW}	Switch leakage	$V_{IN} = 22\text{ V}$		0.1		μA

6.6 Typical Characteristics

Unless otherwise specified, $V_{IN} = 12\text{ V}$, $V_{BOOST} - V_{SW} = 5\text{ V}$ and $T_A = 25^\circ\text{C}$.




Figure 1. Efficiency vs LED Current




Figure 2. Efficiency vs Input Voltage




Figure 3. Efficiency vs Input Voltage




Figure 4. Efficiency vs Input Voltage




Figure 5. V_{FB} vs Temperature




Figure 6. Oscillator Frequency vs Temperature

Typical Characteristics (continued)

Unless otherwise specified, $V_{IN} = 12\text{ V}$, $V_{BOOST} - V_{SW} = 5\text{ V}$ and $T_A = 25^\circ\text{C}$.





Figure 7. Current Limit vs Temperature



$V_{BOOST} - V_{SW} = 3\text{ V}$

Figure 8. SOT $R_{DS(on)}$ vs Temperature





Figure 9. Quiescent Current vs Temperature



$V_{IN} = 15\text{ V}$

$I_F = 0.2\text{ A}$

Figure 10. Start-Up Response to EN/DIM Signal

7 Detailed Description

7.1 Overview

The LM3405A is a PWM, current-mode controlled buck switching regulator designed to provide a simple, high efficiency solution for driving LEDs with a preset switching frequency of 1.6MHz. This high frequency allows the LM3405A to operate with small surface mount capacitors and inductors, resulting in LED drivers that need only a minimum amount of board space. The LM3405A is internally compensated, simple to use, and requires few external components.

The following description of operation of the LM3405A refers to the

代表的なアプリケーション回路 and to the waveforms in Figure 11. The LM3405A supplies a regulated output current by switching the internal NMOS power switch at constant frequency and variable duty cycle. A switching cycle begins at the falling edge of the reset pulse generated by the internal oscillator. When this pulse goes low, the output control logic turns on the internal NMOS power switch. During this on-time, the SW pin voltage (V_{SW}) swings up to approximately V_{IN} , and the inductor current (I_L) increases with a linear slope. I_L is measured by the current sense amplifier, which generates an output proportional to the switch current. The sense signal is summed with the regulator's corrective ramp and compared to the error amplifier's output, which is proportional to the difference between the feedback voltage and V_{REF} . When the PWM comparator output goes high, the internal power switch turns off until the next switching cycle begins. During the switch off-time, inductor current discharges through the catch diode D1, which forces the SW pin to swing below ground by the forward voltage (V_{D1}) of the catch diode. The regulator loop adjusts the duty cycle (D) to maintain a constant output current (I_F) through the LED, by forcing FB pin voltage to be equal to V_{REF} (0.205 V).





Figure 11. SW Pin Voltage and Inductor Current Waveforms of LM3405A



Feature Description (continued)

Since the voltage across C3 remains unchanged, V_{BOOST} is forced to rise thus reverse biasing D2. The voltage at V_{BOOST} is then:

$$V_{\text{BOOST}} = 2V_{\text{IN}} - (R_{\text{DS(ON)}} \times I_{\text{L}}) - V_{\text{D2}} + V_{\text{D1}} \quad (3)$$


Depending on the quality of the diodes D1 and D2, the gate drive voltage in this method can be slightly less or larger than the input voltage V_{IN} . For best performance, ensure that the variation of the input supply does not cause the gate drive voltage to fall outside the recommended range:

$$2.5\text{V} < V_{\text{IN}} - V_{\text{D2}} + V_{\text{D1}} < 5.5\text{V} \quad (4)$$

The second method for deriving the boost voltage is to connect D2 to the output as shown in [Figure 12](#). The gate drive voltage in this configuration is:

$$V_{\text{BOOST}} - V_{\text{SW}} = V_{\text{OUT}} - V_{\text{D2}} + V_{\text{D1}} \quad (5)$$


Since the gate drive voltage needs to be in the range of 2.5 V to 5.5 V, the output voltage V_{OUT} should be limited to a certain range. For the calculation of V_{OUT} , see [Output Voltage](#).



Copyright © 2016, Texas Instruments Incorporated

Figure 12. V_{BOOST} Derived from V_{OUT}

The third method can be used in the applications where both V_{IN} and V_{OUT} are greater than 5.5 V. In these cases, C3 cannot be charged directly from these voltages; instead C3 can be charged from V_{IN} or V_{OUT} minus a Zener voltage (V_{D3}) by placing a Zener diode D3 in series with D2 as shown in [Figure 13](#). When using a series Zener diode from the input, the gate drive voltage is $V_{\text{IN}} - V_{\text{D3}} - V_{\text{D2}} + V_{\text{D1}}$.



Copyright © 2016, Texas Instruments Incorporated

Figure 13. V_{BOOST} Derived from V_{IN} Through a Series Zener

Feature Description (continued)

An alternate method is to place the zener diode D3 in a shunt configuration as shown in [Figure 14](#). A small 350 mW to 500 mW, 5.1-V Zener in a SOT or SOD package can be used for this purpose. A small ceramic capacitor such as a 6.3 V, 0.1-μF capacitor (C5) should be placed in parallel with the Zener diode. When the internal NMOS switch turns on, a pulse of current is drawn to charge the internal NMOS gate capacitance. The 0.1-μF parallel shunt capacitor ensures that the V_{BOOST} voltage is maintained during this time. Resistor R2 should be chosen to provide enough RMS current to the zener diode and to the BOOST pin. A recommended choice for the zener current (I_{ZENER}) is 1 mA. The current I_{BOOST} into the BOOST pin supplies the gate current of the NMOS power switch. It reaches a maximum of around 3.6 mA at the highest gate drive voltage of 5.5 V over the LM3405A operating range.

For the worst case I_{BOOST} , increase the current by 50%. In that case, the maximum boost current will be:


$$I_{BOOST-MAX} = 1.5 \times 3.6 \text{ mA} = 5.4 \text{ mA} \quad (6)$$

R2 will then be given by:

$$R2 = (V_{IN} - V_{ZENER}) / (I_{BOOST-MAX} + I_{ZENER}) \quad (7)$$

For example, let $V_{IN} = 12 \text{ V}$, $V_{ZENER} = 5 \text{ V}$, $I_{ZENER} = 1 \text{ mA}$, then:

$$R2 = (12 \text{ V} - 5 \text{ V}) / (5.4 \text{ mA} + 1 \text{ mA}) = 1.09 \text{ k}\Omega \quad (8)$$



Copyright © 2016, Texas Instruments Incorporated

Figure 14. V_{BOOST} Derived from V_{IN} Through a Shunt Zener

The fourth method can be used in an application which has an external low voltage rail, V_{EXT} . C3 can be charged through D2 from V_{EXT} , independent of V_{IN} and V_{OUT} voltage levels. Again for best performance, ensure that the gate drive voltage, $V_{EXT} - V_{D2} + V_{D1}$, falls in the range of 2.5 V to 5.5 V.

7.3.2 Setting the LED Current

LM3405A is a constant current buck regulator. The LEDs are connected between V_{OUT} and the FB pin as shown in the

[代表的なアプリケーション回路](#). The FB pin is at 0.205V in regulation and therefore the LED current I_F is set by V_{FB} and resistor R1 from FB to ground by the following equation:

$$I_F = V_{FB} / R1 \quad (9)$$

I_F should not exceed the 1-A current capability of LM3405A and therefore R1 minimum must be approximately 0.2 Ω. I_F should also be kept above 200 mA for stable operation, and therefore R1 maximum must be approximately 1 Ω. If average LED currents less than 200 mA are desired, the EN/DIM pin can be used for PWM dimming. See [LED PWM Dimming](#).

7.3.3 Output Voltage

The output voltage is primarily determined by the number of LEDs (n) connected from V_{OUT} to FB pin and therefore V_{OUT} can be written as:

$$V_{OUT} = ((n \times V_F) + V_{FB})$$

Feature Description (continued)

where

- V_F is the forward voltage of one LED at the set LED current level (see LED manufacturer data sheet for forward characteristics curve) (10)

7.3.4 Enable Mode / Shutdown Mode

The LM3405A has both enable and shutdown modes that are controlled by the EN/DIM pin. Connecting a voltage source greater than 1.8 V to the EN/DIM pin enables the operation of LM3405A, while reducing this voltage below 0.4 V places the part in a low quiescent current (0.3 μ A typical) shutdown mode. There is no internal pullup on EN/DIM pin, therefore an external signal is required to initiate switching. Do not allow this pin to float or rise to 0.3 V above V_{IN} . It should be noted that when the EN/DIM pin voltage rises above 1.8 V while the input voltage is greater than UVLO, there is a finite delay before switching starts. During this delay the LM3405A will go through a power on reset state after which the internal soft-start process commences. The soft-start process limits the inrush current and brings up the LED current (I_F) in a smooth and controlled fashion. The total combined duration of the power on reset delay, soft-start delay and the delay to fully establish the LED current is in the order of 100 μ s (see Figure 19).

The simplest way to enable the operation of LM3405A is to connect the EN/DIM pin to V_{IN} which allows self start-up of LM3405A whenever the input voltage is applied. However, when an input voltage of slow rise time is used to power the application and if both the input voltage and the output voltage are not fully established before the soft-start time elapses, the control circuit will command maximum duty cycle operation of the internal power switch to bring up the output voltage rapidly. When the feedback pin voltage exceeds 0.205 V, the duty cycle will have to reduce from the maximum value accordingly, to maintain regulation. It takes a finite amount of time for this reduction of duty cycle and this will result in a spike in LED current for a short duration as shown in Figure 15. In applications where this LED current overshoot is undesirable, EN/DIM pin voltage can be separately applied and delayed such that V_{IN} is fully established before the EN/DIM pin voltage reaches the enable threshold. The effect of delaying EN/DIM with respect to V_{IN} on the LED current is shown in Figure 16. For a fast rising input voltage (200 μ s for example), there is no need to delay the EN/DIM signal since soft-start can smoothly bring up the LED current as shown in Figure 17.




Figure 15. Start-Up Response to V_{IN} With 5-ms Rise Time




Figure 16. Start-Up Response to V_{IN} With EN/DIM Delayed

Feature Description (continued)




Figure 17. Start-Up Response to V_{IN} With 200- μ s Rise Time

7.3.5 LED PWM Dimming

The LED brightness can be controlled by applying a periodic pulse signal to the EN/DIM pin and varying its frequency and/or duty cycle. This so-called PWM dimming method controls the average light output by pulsing the LED current between the set value and zero. A logic high level at the EN/DIM pin turns on the LED current whereas a logic low level turns off the LED current. Figure 18 shows a typical LED current waveform in PWM dimming mode. As explained in the previous section, there is approximately a 100- μ s delay from the EN/DIM signal going high to fully establishing the LED current as shown in Figure 19. This 100- μ s delay sets a maximum frequency limit for the driving signal that can be applied to the EN/DIM pin for PWM dimming. Figure 20 shows the average LED current versus duty cycle of PWM dimming signal for various frequencies. The applicable frequency range to drive LM3405A for PWM dimming is from 100 Hz to 5 kHz. The dimming ratio reduces drastically when the applied PWM dimming frequency is greater than 5 kHz.




Figure 18. PWM Dimming of LEDs Using the EN/DIM Pin




Figure 19. Start-Up Response to EN/DIM With $I_F = 1$ A

Feature Description (continued)




Figure 20. Average LED Current vs Duty Cycle of PWM Dimming Signal at EN/DIM Pin

7.3.6 Undervoltage Lockout

Undervoltage lockout (UVLO) prevents the LM3405A from operating until the input voltage exceeds 2.74 V (typical). The UVLO threshold has approximately 440 mV of hysteresis, so the part will operate until V_{IN} drops below 2.3 V (typical). Hysteresis prevents the part from turning off during power up if V_{IN} is non-monotonic.

7.3.7 Current Limit

The LM3405A uses cycle-by-cycle current limit to protect the internal power switch. During each switching cycle, a current limit comparator detects if the power switch current exceeds 2 A (typical), and turns off the switch until the next switching cycle begins.

7.3.8 Overcurrent Protection

The LM3405A has a built-in overcurrent comparator that compares the FB pin voltage to a threshold voltage that is 60% higher than the internal reference V_{REF} . Once the FB pin voltage exceeds this threshold level (typically 328 mV), the internal NMOS power switch is turned off, which allows the feedback voltage to decrease towards regulation. This threshold provides an upper limit for the LED current. LED current overshoot is limited to 328 mV/R1 by this comparator during transients.

7.4 Device Functional Modes

7.4.1 Thermal Shutdown

Thermal shutdown limits total power dissipation by turning off the internal power switch when the IC junction temperature exceeds 165°C. After thermal shutdown occurs, the power switch does not turn on until the junction temperature drops below approximately 150°C.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Inductor (L1)

The Duty Cycle (D) can be approximated quickly using the ratio of output voltage (V_{OUT}) to input voltage (V_{IN}):

$$D = \frac{V_{OUT}}{V_{IN}} \quad (11)$$

The catch diode (D1) forward voltage drop and the voltage drop across the internal NMOS must be included to calculate a more accurate duty cycle. Calculate D by using [Equation 12](#):

$$D = \frac{V_{OUT} + V_{D1}}{V_{IN} + V_{D1} - V_{SW}} \quad (12)$$

V_{SW} can be approximated by [Equation 13](#):

$$V_{SW} = I_F \times R_{DS(ON)} \quad (13)$$

The diode forward drop (V_{D1}) can range from 0.3 V to 0.7 V depending on the quality of the diode. The lower V_{D1} is, the higher the operating efficiency of the converter.

The inductor value determines the output ripple current (Δi_L , as defined in [Figure 11](#)). Lower inductor values decrease the size of the inductor, but increases the output ripple current. An increase in the inductor value will decrease the output ripple current. The ratio of ripple current to LED current is optimized when it is set between 0.3 and 0.4 at 1A LED current. This ratio r is defined as:

$$r = \frac{\Delta i_L}{I_F} \quad (14)$$

One must also ensure that the minimum current limit (1.2 A) is not exceeded, so the peak current in the inductor must be calculated. The peak current (I_{LPK}) in the inductor is calculated as:

$$I_{LPK} = I_F + \Delta i_L / 2 \quad (15)$$

When the designed maximum output current is reduced, the ratio r can be increased. At a current of 0.2 A, r can be made as high as 0.7. The ripple ratio can be increased at lighter loads because the net ripple is actually quite low, and if r remains constant the inductor value can be made quite large. An equation empirically developed for the maximum ripple ratio at any current below 2 A is:

$$r = 0.387 \times I_{OUT}^{-0.3667} \quad (16)$$

Note that this is just a guideline.

The LM3405A operates at a high frequency allowing the use of ceramic output capacitors without compromising transient response. Ceramic capacitors allow higher inductor ripple without significantly increasing LED current ripple. See the output capacitor and feed-forward capacitor sections for more details on LED current ripple.

Now that the ripple current or ripple ratio is determined, the inductance is calculated by [Equation 17](#):

$$L = \frac{V_{OUT} + V_{D1}}{I_F \times r \times f_{SW}} \times (1-D)$$

where

- f_{SW} is the switching frequency
 - I_F is the LED current
- (17)

Application Information (continued)

When selecting an inductor, make sure that it is capable of supporting the peak output current without saturating. Inductor saturation will result in a sudden reduction in inductance and prevent the regulator from operating correctly. Because of the operating frequency of the LM3405A, ferrite based inductors are preferred to minimize core losses. This presents little restriction since the variety of ferrite based inductors is huge. Lastly, inductors with lower series resistance (DCR) will provide better operating efficiency. For recommended inductor selection, refer to Circuit Examples and Recommended Inductance Range in [Table 1](#).

Table 1. Recommended Inductance Range

I_F	INDUCTANCE RANGE AND INDUCTOR CURRENT RIPPLE			
1 A	6.8 μH-15 μH			
	Inductance	6.8 μ H	10 μ H	15 μ H
	$\Delta i_L / I_F^{(1)}$	51%	36%	24%
0.6 A	10 μH-22 μH			
	Inductance	10 μ H	15 μ H	22 μ H
	$\Delta i_L / I_F^{(1)}$	58%	39%	26%
0.2 A	15 μH-27 μH			
	Inductance	15 μ H	22 μ H	27 μ H
	$\Delta i_L / I_F^{(1)}$	116%	79%	65%

(1) Maximum over full range of V_{IN} and V_{OUT} .

8.1.2 Input Capacitor (C1)

An input capacitor is necessary to ensure that V_{IN} does not drop excessively during switching transients. The primary specifications of the input capacitor are capacitance, voltage rating, RMS current rating, and ESL (Equivalent Series Inductance). The input voltage rating is specifically stated by the capacitor manufacturer. Make sure to check any recommended deratings and also verify if there is any significant change in capacitance at the operating input voltage and the operating temperature. The input capacitor maximum RMS input current rating (I_{RMS-IN}) must be greater than:

$$I_{RMS-IN} = I_F \times \sqrt{D \times \left(1 - D + \frac{r^2}{12}\right)} \quad (18)$$

It can be shown from the above equation that maximum RMS capacitor current occurs when $D = 0.5$. Always calculate the RMS at the point where the duty cycle D , is closest to 0.5. The ESL of an input capacitor is usually determined by the effective cross sectional area of the current path. A large leaded capacitor will have high ESL and an 0805 ceramic chip capacitor will have very low ESL. At the operating frequency of the LM3405A, certain capacitors may have an ESL so large that the resulting inductive impedance ($2\pi fL$) will be higher than that required to provide stable operation. It is strongly recommended to use ceramic capacitors due to their low ESR and low ESL. A 10 μ F multilayer ceramic capacitor (MLCC) is a good choice for most applications. In cases where large capacitance is required, use surface mount capacitors such as Tantalum capacitors and place at least a 1 μ F ceramic capacitor close to the V_{IN} pin. For MLCCs it is recommended to use X7R or X5R dielectrics. Consult capacitor manufacturer datasheet to see how rated capacitance varies over operating conditions.

8.1.3 Output Capacitor (C2)

The output capacitor is selected based upon the desired reduction in LED current ripple. A 1 μ F ceramic capacitor results in very low LED current ripple for most applications. Due to the high switching frequency, the 1 μ F capacitor alone (without feed-forward capacitor C4) can filter more than 90% of the inductor current ripple for most applications where the sum of LED dynamic resistance and R1 is larger than 1 Ω . Since the internal compensation is tailored for small output capacitance with very low ESR, it is strongly recommended to use a ceramic capacitor with capacitance less than 3.3 μ F.

Given the availability and quality of MLCCs and the expected output voltage of designs using the LM3405A, there is really no need to review other capacitor technologies. A benefit of ceramic capacitors is their ability to bypass high frequency noise. A certain amount of switching edge noise will couple through the parasitic capacitances in the inductor to the output. A ceramic capacitor will bypass this noise. In cases where large capacitance is required, use Electrolytic or Tantalum capacitors with large ESR, and verify the loop performance on the bench. Like the input capacitor, multilayer ceramic capacitors are recommended X7R or X5R. Again, verify actual capacitance at the desired operating voltage and temperature.

Check the RMS current rating of the capacitor. The maximum RMS current rating of the capacitor is:

$$I_{\text{RMS-OUT}} = I_F \times \frac{r}{\sqrt{12}} \quad (19)$$

One may select a 1206 size ceramic capacitor for C2 since its current rating is typically higher than 1A, more than enough for the requirement.

8.1.4 Feed-Forward Capacitor (C4)

The feed-forward capacitor (designated as C4) connected in parallel with the LED string is required to provide multiple benefits to the LED driver design. It greatly improves the large signal transient response and suppresses LED current overshoot that may otherwise occur during PWM dimming; it also helps to shape the rise and fall times of the LED current pulse during PWM dimming thus reducing EMI emission; it reduces LED current ripple by bypassing some of inductor ripple from flowing through the LED. For most applications, a 1-μF ceramic capacitor is sufficient. In fact, the combination of a 1μF feed-forward ceramic capacitor and a 1μF output ceramic capacitor leads to less than 1% current ripple flowing through the LED. Lower and higher C4 values can be used, but bench validation is required to ensure the performance meets the application requirement.

Figure 21 shows a typical LED current waveform during PWM dimming without feed-forward capacitor. At the beginning of each PWM cycle, overshoot can be seen in the LED current. Adding a 1μF feed-forward capacitor can totally remove the overshoot as shown in Figure 22.




Figure 21. PWM Dimming Without Feed-Forward Capacitor




Figure 22. PWM Dimming With a 1-μF Feed-Forward Capacitor

8.1.5 Catch Diode (D1)

The catch diode (D1) conducts during the switch off-time. A Schottky diode is required for its fast switching time and low forward voltage drop. The catch diode should be chosen such that its current rating is greater than:

$$I_{D1} = I_F \times (1-D) \quad (20)$$

The reverse breakdown rating of the diode must be at least the maximum input voltage plus appropriate margin. To improve efficiency, choose a Schottky diode with a low forward voltage drop.

8.1.6 Boost Diode (D2)

A standard diode such as the 1N4148 type is recommended. For V_{BOOST} circuits derived from voltages less than 3.3V, a small-signal Schottky diode is recommended for better efficiency. A good choice is the BAT54 small signal diode.

8.1.7 Boost Capacitor (C3)

A 0.01 μF ceramic capacitor with a voltage rating of at least 6.3V is sufficient. The X7R and X5R MLCCs provide the best performance.

8.1.8 Power Loss Estimation

The main power loss in LM3405A includes three basic types of loss in the internal power switch: conduction loss, switching loss, and gate charge loss. In addition, there is loss associated with the power required for the internal circuitry of IC.

The conduction loss is calculated as:

$$P_{\text{COND}} = \left(I_F^2 \times D \right) \times \left(1 + \frac{1}{3} \times \left(\frac{\Delta I_L}{I_F} \right)^2 \right) \times R_{\text{DS(ON)}} \quad (21)$$

If the inductor ripple current is fairly small (for example, less than 40%) , the conduction loss can be simplified to:

$$P_{\text{COND}} = I_F^2 \times R_{\text{DS(ON)}} \times D \quad (22)$$

The switching loss occurs during the switch on and off transition periods, where voltage and current overlap resulting in power loss. The simplest means to determine this loss is to empirically measure the rise and fall times (10% to 90%) of the voltage at the switch pin.

Switching power loss is calculated as follows:

$$P_{\text{SW}} = 0.5 \times V_{\text{IN}} \times I_F \times f_{\text{SW}} \times (T_{\text{RISE}} + T_{\text{FALL}}) \quad (23)$$

The gate charge loss is associated with the gate charge Q_G required to drive the switch:

$$P_G = f_{\text{SW}} \times V_{\text{IN}} \times Q_G \quad (24)$$

The power loss required for operation of the internal circuitry:

$$P_Q = I_Q \times V_{\text{IN}} \quad (25)$$

I_Q is the quiescent operating current, and is typically around 1.8mA for the LM3405A.

The total power loss in the IC is:

$$P_{\text{INTERNAL}} = P_{\text{COND}} + P_{\text{SW}} + P_G + P_Q \quad (26)$$

An example of power losses for a typical application is shown in [Table 2](#):

Table 2. Power Loss Tabulation


CONDITIONS		POWER LOSS	
V_{IN}	12 V		
V_{OUT}	3.9 V		
I_{OUT}	1 A		
V_{D1}	0.45 V		
$R_{\text{DS(ON)}}$	300 m Ω	P_{COND}	108 mW
f_{SW}	1.6 MHz		
T_{RISE}	18 ns	P_{SW}	288 mW
T_{FALL}	12 ns		
I_Q	1.8 mA	P_Q	22 mW
Q_G	1.4 nC	P_G	27 mW
D is calculated to be 0.36			

$$\Sigma (P_{COND} + P_{SW} + P_Q + P_G) = P_{INTERNAL} \quad (27)$$

$$P_{INTERNAL} = 445\text{mW} \quad (28)$$

8.2 Typical Applications

8.2.1 V_{BOOST} Derived from V_{IN} ($V_{IN} = 5\text{ V}$, $I_F = 1\text{ A}$)



Copyright © 2016, Texas Instruments Incorporated

**Figure 23. V_{BOOST} Derived from V_{IN}
($V_{IN} = 5\text{ V}$, $I_F = 1\text{ A}$) Diagram**

8.2.1.1 Design Requirements

- Input Voltage: $V_{IN} = 5\text{ V} \pm 10\%$
- LED Current: $I_F = 1\text{ A}$
- LED Forward Voltage: $V_{LED} = 3.4\text{ V}$
- Output Voltage: $V_{OUT} = 3.4\text{ V} + 0.2\text{ V} = 3.6\text{ V}$
- Ripple Ratio: $r < 0.6$
- PWM Dimmable

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Calculate Duty Cycle (D)

Calculate the nominal duty cycle for calculations and ensure the maximum duty cycle will not be exceeded in the application using [Equation 29](#):

$$D = \frac{V_{OUT}}{V_{IN}} = \frac{3.6\text{V}}{5\text{V}} = 0.72 \quad (29)$$

Using the same equation D_{MAX} can be calculated for the minimum input voltage of 4.5 V. The duty cycle at 4.5 V is 0.8 which is less than the minimum D_{MAX} of 0.85 specified in [Electrical Characteristics](#).

8.2.1.2.2 Choose Capacitor Values (C1, C2, C3, and C4)

Low input voltage applications and PWM dimming applications generally require more input capacitance so the higher value of $C1 = 10\text{ }\mu\text{F}$ is chosen for best performance. The other capacitor values chosen are the recommended values of $C2 = C4 = 1\text{ }\mu\text{F}$ and $C3 = 0.01\text{ }\mu\text{F}$. All capacitors chosen are X5R or X7R dielectric ceramic capacitors of sufficient voltage rating.

8.2.1.2.3 Set the Nominal LED Current (R1)

The nominal LED current at 100% PWM dimming duty cycle is set by the resistor R1. R1 can be calculated using [Equation 30](#):

$$R1 = \frac{V_{FB}}{I_F} = \frac{0.205\text{V}}{1\text{A}} = 0.205\Omega \quad (30)$$

Typical Applications (continued)

The standard value of **R1 = 0.2Ω** is chosen. R1 should have a power rating of at least 1/4 W.

8.2.1.2.4 Choose Diodes (D1 and D2)

For the boost diode, D2, choose a low current diode with a voltage rating greater than the input voltage to give some margin. D2 should also be a schottky to minimize the forward voltage drop. For this example a schottky diode of **D2 = 100 mA, 30 V** is chosen. The catch diode, D1, should be a schottky diode and should have a voltage rating greater than the input voltage and a current rating greater than the average current. The average current in D1 can be calculated with [Equation 31](#):

$$I_{D1} = I_F \times (1 - D) = 1A \times (1 - 0.72) = 0.28A \quad (31)$$

For this example **D1 = 1 A, 10 V** is chosen.

8.2.1.2.5 Calculate the Inductor Value (L1)

The inductor value is chosen for a given ripple ratio (r). To calculate L1 the forward voltage of D1 is required. In this case the chosen diode has a forward voltage drop of $V_F = 0.37$ V. Given the desired ripple ratio L1 is calculated as:

$$L = \frac{V_{OUT} + V_{D1}}{I_F \times r \times f_{SW}} = \frac{3.6V + 0.37V}{1A \times 0.6 \times 1.6MHz} = 4.14\mu H \quad (32)$$

The next larger standard value of **L1 = 4.7 μH** is chosen. A ripple ratio of 0.6 translates to a ΔI_L of 600 mA and a peak inductor current of 1.3 A ($I_F + \Delta I_L/2$). Choose an inductor with a saturation current rating of greater than 1.3 A.

Table 3. Bill of Materials for [Figure 23](#)

PART ID	PART VALUE	PART NUMBER	MANUFACTURER
U1	1-A LED Driver	LM3405A	Texas Instruments
C1, Input Cap	10 μF, 6.3 V, X5R	C3216X5R0J106M	TDK
C2, Output Cap	1 μF, 10 V, X7R	GRM319R71A105KC01D	Murata
C3, Boost Cap	0.01 μF, 16 V, X7R	0805YC103KAT2A	AVX
C4, Feedforward Cap	1 μF, 10 V, X7R	GRM319R71A105KC01D	Murata
D1, Catch Diode	Schottky, 0.37 V at 1A, $V_R = 10$ V	MBRM110LT1G	ON Semiconductor
D2, Boost Diode	Schottky, 0.36 V at 15 mA	CMDSH-3	Central Semiconductor
L1	4.7 μH, 1.6 A	SLF6028T-4R7M1R6	TDK
R1	0.2 Ω, 0.5 W, 1%	WSL2010R2000FEA	Vishay
LED1	1.5 A, White LED	LXK2-PW14	Lumileds

8.2.1.3 Application Curve





Figure 24. Efficiency vs Input Voltage

8.3 System Examples

8.3.1 V_{BOOST} Derived from V_{OUT} ($V_{\text{IN}} = 12\text{ V}$, $I_{\text{F}} = 1\text{ A}$)




Copyright © 2016, Texas Instruments Incorporated

Figure 25. V_{BOOST} Derived from V_{OUT} ($V_{\text{IN}} = 12\text{ V}$, $I_{\text{F}} = 1\text{ A}$) Diagram

Table 4. Bill of Materials for Figure 25

PART ID	PART VALUE	PART NUMBER	MANUFACTURER
U1	1-A LED Driver	LM3405A	Texas Instruments
C1, Input Cap	10 μF , 25 V, X5R	ECJ-3YB1E106K	Panasonic
C2, Output Cap	1 μF , 10 V, X7R	GRM319R71A105KC01D	Murata
C3, Boost Cap	0.01 μF , 16 V, X7R	0805YC103KAT2A	AVX
C4, Feedforward Cap	1 μF , 10 V, X7R	GRM319R71A105KC01D	Murata
D1, Catch Diode	Schottky, 0.5 V at 1 A, $V_{\text{R}} = 30\text{ V}$	SS13	Vishay
D2, Boost Diode	Schottky, 0.36 V at 15 mA	CMDSH-3	Central Semiconductor
L1	4.7 μH , 1.6 A	SLF6028T-4R7M1R6	TDK
R1	0.2 Ω , 0.5 W, 1%	WSL2010R2000FEA	Vishay
LED1	1.5 A, White LED	LXK2-PW14	Lumileds

8.3.2 V_{BOOST} Derived from V_{IN} through a Series Zener Diode (D3) ($V_{\text{IN}} = 15\text{ V}$, $I_{\text{F}} = 1\text{ A}$)




Copyright © 2016, Texas Instruments Incorporated

Figure 26. V_{BOOST} Derived from V_{IN} through a Series Zener Diode (D3) ($V_{\text{IN}} = 15\text{ V}$, $I_{\text{F}} = 1\text{ A}$) Diagram

Table 5. Bill of Materials for Figure 26

PART ID	PART VALUE	PART NUMBER	MANUFACTURER
U1	1-A LED Driver	LM3405A	Texas Instruments
C1, Input Cap	10 μ F, 25 V, X5R	ECJ-3YB1E106K	Panasonic
C2, Output Cap	1 μ F, 10 V, X7R	GRM319R71A105KC01D	Murata
C3, Boost Cap	0.01 μ F, 16 V, X7R	0805YC103KAT2A	AVX
C4, Feedforward Cap	1 μ F, 10 V, X7R	GRM319R71A105KC01D	Murata
D1, Catch Diode	Schottky, 0.5 V at 1 A, $V_R = 30$ V	SS13	Vishay
D2, Boost Diode	Schottky, 0.36 V at 15 mA	CMDSH-3	Central Semiconductor
D3, Zener Diode	11 V, 350 mW, SOT-23	BZX84C11	Fairchild
L1	6.8 μ H, 1.5 A	SLF6028T-6R8M1R5	TDK
R1	0.2 Ω , 0.5 W, 1%	WSL2010R2000FEA	Vishay
LED1	1.5 A, White LED	LXK2-PW14	Lumileds

8.3.3 V_{BOOST} Derived from V_{IN} through a Shunt Zener Diode (D3) ($V_{IN} = 18$ V, $I_F = 1$ A)




Copyright © 2016, Texas Instruments Incorporated

Figure 27. V_{BOOST} Derived From V_{IN} Through a Shunt Zener Diode (D3) ($V_{IN} = 18$ V, $I_F = 1$ A) Diagram
Table 6. Bill of Materials for Figure 27

PART ID	PART VALUE	PART NUMBER	MANUFACTURER
U1	1-A LED Driver	LM3405A	Texas Instruments
C1, Input Cap	10 μ F, 25 V, X5R	ECJ-3YB1E106K	Panasonic
C2, Output Cap	1 μ F, 10 V, X7R	GRM319R71A105KC01D	Murata
C3, Boost Cap	0.01 μ F, 16 V, X7R	0805YC103KAT2A	AVX
C4, Feedforward Cap	1 μ F, 10 V, X7R	GRM319R71A105KC01D	Murata
C5, Shunt Cap	0.1 μ F, 16 V, X7R	GRM219R71C104KA01D	Murata
D1, Catch Diode	Schottky, 0.5 V at 1 A, $V_R = 30$ V	SS13	Vishay
D2, Boost Diode	Schottky, 0.36 V at 15 mA	CMDSH-3	Central Semiconductor
D3, Zener Diode	4.7 V, 350 mW, SOT-23	BZX84C4 V7	Fairchild
L1	6.8 μ H, 1.5 A	SLF6028T-6R8M1R5	TDK
R1	0.2 Ω , 0.5 W, 1%	WSL2010R2000FEA	Vishay
R2	1.91 k Ω , 1%	CRCW08051K91FKEA	Vishay
LED1	1.5 A, White LED	LXK2-PW14	Lumileds

8.3.4 LED MR16 Lamp Application ($V_{IN} = 12\text{-V AC}$, $I_F = 0.75\text{ A}$)




Copyright © 2016, Texas Instruments Incorporated

Figure 28. LED MR16 Lamp Application ($V_{IN} = 12\text{-V AC}$, $I_F = 0.75\text{ A}$) Diagram

Table 7. Bill of Materials for Figure 28

PART ID	PART VALUE	PART NUMBER	MANUFACTURER
U1	1-A LED Driver	LM3405A	Texas Instruments
C1, Input Cap	10 μF , 25 V, X5R	ECJ-3YB1E106K	Panasonic
C2, Output Cap	1 μF , 10 V, X7R	GRM319R71A105KC01D	Murata
C3, Boost Cap	0.01 μF , 16 V, X7R	0805YC103KAT2A	AVX
C5, Input Cap	220 μF , 25 V, electrolytic	ECE-A1EN221U	Panasonic
D1, Catch Diode	Schottky, 0.5 V at 1 A, $V_R = 30\text{ V}$	SS13	Vishay
D2, Boost Diode	Schottky, 0.36 V at 15 mA	CMDSH-3	Central Semiconductor
D3, Rectifier Diode	Schottky, 0.385 V at 500 mA	CMHSH5-2L	Central Semiconductor
D4, Rectifier Diode	Schottky, 0.385 V at 500 mA	CMHSH5-2L	Central Semiconductor
D5, Rectifier Diode	Schottky, 0.385 V at 500 mA	CMHSH5-2L	Central Semiconductor
D6, Rectifier Diode	Schottky, 0.385 V at 500 mA	CMHSH5-2L	Central Semiconductor
L1	6.8 μH , 1.5 A	SLF6028T-6R8M1R5	TDK
R1	0.27 Ω , 0.33 W, 1%	ERJ8BQFR27	Panasonic
LED1	1 A, White LED	LXHL-PW09	Lumileds

8.3.5 V_{BOOST} Derived from V_{OUT} through a Series Zener Diode (D3) ($V_{IN} = 18\text{ V}$, $I_F = 1\text{ A}$)



Copyright © 2016, Texas Instruments Incorporated

Figure 29. V_{BOOST} Derived from V_{OUT} Through a Series Zener Diode (D3) ($V_{IN} = 18\text{ V}$, $I_F = 1\text{ A}$) Diagram

LM3405A

JAJAS7D –OCTOBER 2007–REVISED SEPTEMBER 2016

www.ti.com
Table 8. Bill of Materials for Figure 29

PART ID	PART VALUE	PART NUMBER	MANUFACTURER
U1	1-A LED Driver	LM3405A	Texas Instruments
C1, Input Cap	10 μ F, 25 V, X5R	ECJ-3YB1E106K	Panasonic
C2, Output Cap	1 μ F, 16 V, X7R	GRM319R71A105KC01D	Murata
C3, Boost Cap	0.01 μ F, 16 V, X7R	0805YC103KAT2A	AVX
C4, Feedforward Cap	1 μ F, 16 V, X7R	GRM319R71A105KC01D	Murata
D1, Catch Diode	Schottky, 0.5 V at 1 A, $V_R = 30$ V	SS13	Vishay
D2, Boost Diode	Schottky, 0.36 V at 15 mA	CMDSH-3	Central Semiconductor
D3, Zener Diode	3.6 V, 350 mW, SOT-23	BZX84C3V6	Fairchild
L1	6.8 μ H, 1.5 A	SLF6028T-6R8M1R5	TDK
R1	0.2 Ω , 0.5 W, 1%	WSL2010R2000FEA	Vishay
LED1	1.5 A, White LED	LXK2-PW14	Lumileds
LED2	1.5 A, White LED	LXK2-PW14	Lumileds

9 Power Supply Recommendations

Any DC output power supply may be used provided it has a high enough voltage and current rating required for the particular application.

10 Layout

10.1 Layout Guidelines

When planning the layout there are a few things to consider when trying to achieve a clean, regulated output. The most important consideration when completing the layout is the close coupling of the GND connections of the input capacitor C1 and the catch diode D1. These ground ends should be close to one another and be connected to the GND plane with at least two vias. Place these components as close to the IC as possible. The next consideration is the location of the GND connection of the output capacitor C2, which should be near the GND connections of C1 and D1.

There should be a continuous ground plane on the bottom layer of a two-layer board.

The FB pin is a high impedance node and care should be taken to make the FB trace short to avoid noise pickup that causes inaccurate regulation. The LED current setting resistor R1 should be placed as close as possible to the IC, with the GND of R1 placed as close as possible to the GND of the IC. The V_{OUT} trace to LED anode should be routed away from the inductor and any other traces that are switching.

High AC currents flow through the V_{IN} , SW and V_{OUT} traces, so they should be as short and wide as possible. Radiated noise can be decreased by choosing a shielded inductor.

The remaining components should also be placed as close as possible to the IC. See [AN-1229 SIMPLE SWITCHER® PCB Layout Guidelines](#) (SNVA054) for further considerations and the LM3405A demo board as an example of a four-layer layout.

10.2 Layout Example




Figure 30. Layout Example (MSOP-PowerPAD Package, Schematic in [Figure 23](#))

11 デバイスおよびドキュメントのサポート

11.1 ドキュメントのサポート

11.1.1 関連資料

関連資料については、以下を参照してください。

- 『AN-1229 SIMPLE SWITCHER® PCBレイアウト・ガイドライン』(SNVA054)
- 『AN-1644 LM3405定電流降圧型レギュレータによる高輝度LEDの電力供給と調光』(SNVA247)
- 『AN-1656 スイッチングLEDドライバの設計の課題』(SNVA253)
- 『AN-1685 LM3405A デモボード』(SNVA271)
- 『AN-1899 LM3405A VSSOP評価ボード』(SNVA370)
- 『AN-1982 小型で入力電圧範囲の広いLM2842によりLEDの温度を低く維持する』(SNVA402)
- 『LM3405A MR16 LED電球のリファレンス・デザイン、600mA』(SNVU101)

11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ オンライン・コミュニティ TIのE2E (*Engineer-to-Engineer*) コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート TIの設計サポート 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

11.4 商標

PowerPAD, E2E are trademarks of Texas Instruments.
SIMPLE SWITCHER is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

11.6 用語集

SLYZ022 — TI用語集.

この用語集には、用語や略語の一覧および定義が記載されています。

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM3405AXMK/NOPB	ACTIVE	SOT-23-THIN	DDC	6	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SSEB	Samples
LM3405AXMKE/NOPB	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SSEB	Samples
LM3405AXMKX/NOPB	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SSEB	Samples
LM3405AXMY/NOPB	ACTIVE	HVSSOP	DGN	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM		SVSA	Samples
LM3405AXMYX/NOPB	ACTIVE	HVSSOP	DGN	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM		SVSA	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3405AXMK/NOPB	SOT-23-THIN	DDC	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM3405AXMKE/NOPB	SOT-23-THIN	DDC	6	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM3405AXMKX/NOPB	SOT-23-THIN	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM3405AXMY/NOPB	HVSSOP	DGN	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM3405AXMYX/NOPB	HVSSOP	DGN	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3405AXMK/NOPB	SOT-23-THIN	DDC	6	1000	208.0	191.0	35.0
LM3405AXMKE/NOPB	SOT-23-THIN	DDC	6	250	208.0	191.0	35.0
LM3405AXMKX/NOPB	SOT-23-THIN	DDC	6	3000	208.0	191.0	35.0
LM3405AXMY/NOPB	HVSSOP	DGN	8	1000	208.0	191.0	35.0
LM3405AXMYX/NOPB	HVSSOP	DGN	8	3500	367.0	367.0	35.0



4218836/A 11/2019

NOTES:


PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.


DGN0008A

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4218836/A 11/2019

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGN0008A

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE




SOLDER PASTE EXAMPLE
EXPOSED PAD 9:
100% PRINTED SOLDER COVERAGE BY AREA
SCALE: 15X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.10 X 2.24
0.125	1.88 X 2.00 (SHOWN)
0.15	1.72 X 1.83
0.175	1.59 X 1.69

4218836/A 11/2019

NOTES: (continued)


10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.




4214841/E 08/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-193.



LAND PATTERN EXAMPLE
EXPLODED METAL SHOWN
SCALE:15X



SOLDERMASK DETAILS

4214841/E 08/2024

NOTES: (continued)


- Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DDC0006A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:15X

4214841/E 08/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated