

# LM3631 Complete LCD Backlight and Bias Power

## 1 Features

- Drives up to Two Strings with Maximum of Eight LEDs in Series
  - Integrated Backlight Boost with 29-V Maximum Output Voltage
  - Two Low-Side Constant-Current LED Drivers with 25-mA Maximum Output Current
- Backlight Efficiency Up to 90%
- 11-Bit Linear or Exponential Dimming with up to 17-Bit Output Resolution
- External PWM Input for CABC Backlight Operation
- LCD Bias Efficiency > 85%
- Programmable Positive LCD bias, 4-V to 6-V, 100-mA Maximum Output Current
- Programmable Negative LCD bias, -4-V to -6-V, 80-mA Maximum Output Current
- Two Positive Programmable LDO Reference Outputs
  - 4-V to 6-V, 50-mA Maximum Output Current
  - 1.8-V to 3.3-V, 80-mA Maximum Output Current
- 2.7-V to 5-V Input Voltage Range

## 2 Applications

Mobile Device LCD Backlighting and Bias

## 3 Description

The LM3631 is a complete LCD backlight and bias power solution for mobile devices. This one-chip solution has an integrated high-efficiency backlight LED driver and positive/negative bias supplies for LCD drivers addressing the power requirements of high-definition LCDs. Integrated solution allows small solution size while still maintaining high performance.

Capable of driving up to 16 LEDs, the LM3631 is ideal for small- to medium-size displays. Two additional programmable LDO regulator outputs can be used to power display controller, LCD gamma reference, or any additional peripherals.


A high level of integration and programmability allows the LM3631 to address a variety of applications without the need for hardware changes. Voltage levels, backlight configuration, and power sequences are all configurable through I<sup>2</sup>C interface.

### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (MAX)
LM3631	DSBGA (24)	2.585 mm x 1.885 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### Simplified Schematic



### Backlight Efficiency, 2P6S



D007



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

## Table of Contents

<b>1 Features</b> .....	<b>1</b>	8.3 Features Description .....	<b>20</b>
<b>2 Applications</b> .....	<b>1</b>	8.4 Device Functional Modes.....	<b>34</b>
<b>3 Description</b> .....	<b>1</b>	8.5 Programming.....	<b>36</b>
<b>4 Revision History</b> .....	<b>2</b>	8.6 Register Maps .....	<b>40</b>
<b>5 Device Comparison Table</b> .....	<b>3</b>	<b>9 Application and Implementation</b> .....	<b>46</b>
<b>6 Pin Configuration and Functions</b> .....	<b>4</b>	9.1 Application Information.....	<b>46</b>
<b>7 Specifications</b> .....	<b>5</b>	9.2 Typical Application .....	<b>46</b>
7.1 Absolute Maximum Ratings .....	<b>5</b>	<b>10 Power Supply Recommendations</b> .....	<b>49</b>
7.2 Handling Ratings .....	<b>5</b>	<b>11 Layout</b> .....	<b>49</b>
7.3 Recommended Operating Conditions.....	<b>5</b>	11.1 Layout Guidelines .....	<b>49</b>
7.4 Thermal Information .....	<b>6</b>	11.2 Layout Example .....	<b>50</b>
7.5 Electrical Characteristics .....	<b>6</b>	<b>12 Device and Documentation Support</b> .....	<b>51</b>
7.6 I <sup>2</sup> C Timing Requirements (SDA, SCL) .....	<b>10</b>	12.1 Device Support.....	<b>51</b>
7.7 Typical Characteristics.....	<b>11</b>	12.2 Trademarks .....	<b>51</b>
<b>8 Detailed Description</b> .....	<b>17</b>	12.3 Electrostatic Discharge Caution.....	<b>51</b>
8.1 Overview .....	<b>17</b>	12.4 Glossary .....	<b>51</b>
8.2 Functional Block Diagram .....	<b>19</b>	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>51</b>

## 4 Revision History

DATE	REVISION	NOTES
August 2014	*	Initial release.


## 5 Device Comparison Table

**Table 1. Register Default Values**

I <sup>2</sup> C Address	Register	Read/Write	OTP_SEL Low	OTP_SEL High
0x00	Device Control	R/W	0x01	0x01
0x01	LED Brightness LSB	R/W	<b>0x00</b>	<b>0x00</b>
0x02	LED Brightness MSB	R/W	<b>0x00</b>	<b>0x00</b>
0x03	Faults	R/W	0x00	0x00
0x04	Faults and Power-Good	R/W	0x00	0x00
0x05	Backlight Configuration 1	R/W	<b>0xCF</b>	<b>0xCF</b>
0x06	Backlight Configuration 2	R/W	<b>0x07</b>	<b>0x27</b>
0x07	Backlight Configuration 3	R/W	<b>0xC7</b>	<b>0xC6</b>
0x08	Backlight Configuration 4	R/W	<b>0x49</b>	<b>0x49</b>
0x09	Backlight Configuration 5	R/W	<b>0x03</b>	<b>0x03</b>
0x0A	LCD_Configuration 1	R/W	<b>0x1E</b>	<b>0x1E</b>
0x0B	LCD_Configuration 2	R/W	<b>0x01</b>	<b>0x14</b>
0x0C	LCD_Configuration 3	R/W	<b>0xDC</b>	<b>0x1A</b>
0x0D	LCD_Configuration 4	R/W	<b>0x20</b>	<b>0x1E</b>
0x0E	LCD_Configuration 5	R/W	<b>0x20</b>	<b>0x1E</b>
0x0F	LCD_Configuration 6	R/W	<b>0x1E</b>	<b>0x1E</b>
0x10	LCD_Configuration 7	R/W	<b>0x05</b>	<b>0x0F</b>
0x11	LCD_Configuration 8	R/W	<b>0x50</b>	<b>0x60</b>
0x12	LCD_Configuration 9	R/W	<b>0x00</b>	<b>0x00</b>
0x13	FLAG Configuration	R/W	<b>0x09</b>	<b>0x09</b>
0x16	Revision (6 LSB bits only)	R	0x01	0x01

Values in **bold** are OTP configurable.

## 6 Pin Configuration and Functions



### Pin Functions

PIN		DESCRIPTION
NUMBER	NAME	
A1	CP_VNEG	Negative LCD bias supply voltage. Can be left unconnected if charge pump is disabled.
A2	C2	Inverting charge pump flying capacitor negative pin. Can be left unconnected if charge pump is disabled.
A3	PGND	Power ground connection for boost converters and charge pump.
A4	C1	Inverting charge pump flying capacitor positive pin. Can be left unconnected if charge pump is disabled.
B1	LDO_OREF	LDO_OREF output voltage. Can be left unconnected if LDO is disabled.
B2	PWM	PWM input for brightness control. Must be connected to GND if not used.
B3	SDA	Serial data connection for I <sup>2</sup> C-compatible interface. Must be pulled high to VDDIO if not used.
B4	BST_OUT	LCD bias boost output voltage. Internally connected to the input of CP_VNEG, LDO_VPOS, and LDO_OREF.
C1	LDO_VPOS	Positive LCD bias supply rail. Can be left unconnected if LDO is disabled.
C2	LDO_CONT	Positive supply voltage for display panel controller. Can be left unconnected if disabled.
C3	SCL	Serial clock connection for I <sup>2</sup> C-compatible interface. Must be pulled high to VDDIO if not used.
C4	BST_SW	LCD bias boost switch pin.
D1	AGND	Analog ground connection for control circuitry.
D2	OTP_SEL	Default setting selection. Must be tied to GND or to VDDIO.
D3	FLAG	Programmable interrupt flag. Open drain output. Can be left unconnected if not used.
D4	GND_BST_SW	LCD bias boost and inverting charge pump ground connection.
E1	LED2	Input pin to internal LED current sink 2. Can be left unconnected if not used.
E2	LCD_EN	LCD enable input. Logic high turns on LCD bias voltages and backlight per sequencing settings.
E3	nRST	Active low reset input.
E4	VIN	Input voltage connection. Connect to 2.7-V to 5-V supply voltage.
F1	LED1	Input pin to internal LED current sink 1. Can be left unconnected if not used.
F2	VOOUT	Backlight boost output voltage. Output capacitor is connected to this pin.
F3	SW	Backlight boost switch pin.
F4	GND_SW	Backlight boost ground connection.

## 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>(1)</sup>

Over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	MAX	UNIT
Voltage on VIN, nRST, LCD_EN, PWM, SCL, SDA, FLAG, LDO_CONT, OTP_SEL		-0.3	6	V
Voltage on BST_SW, BST_OUT, LDO_VPOS, LDO_OREF, C1		-0.3	7	V
Voltage on CP_VNEG, C2		-7.0	0.3	V
Voltage on SW, VOUT, LED1, LED2		-0.3	30	V
Continuous power dissipation		Internally limited		
T <sub>J(MAX)</sub>	Maximum junction temperature	150		°C
T <sub>SOLDERING</sub>	Note <sup>(2)</sup>			

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) For detailed soldering specifications and information, please refer to [Texas Instruments Application Note 1112: DSBGA Wafer Level Chip Scale Package \(AN-1112\)](#).

### 7.2 Handling Ratings

PARAMETER			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature range		-45	150	°C
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins except SW <sup>(1)</sup>	-1000	1000	V
		Human body model (HBM), SW pin	-600	600	
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	-500	500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage	2.7	3.7	5	V
Voltage on nRST, LCD_EN, PWM, SCL, SDA, FLAG, LDO_CONT, OTP_SEL		0	V <sub>IN</sub> + 0.3V with 5V max		V
Voltage on LDO_VPOS, LDO_OREF, C1		0	6.5		V
Voltage on BST_SW, BST_OUT		0	7		V
Voltage on CP_VNEG, C2		-6.5	0		V
Voltage on SW, VOUT, LED1, LED2		0	29		V
T <sub>A</sub>	Operating ambient temperature <sup>(1)</sup>	-40	85		°C

- (1) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T<sub>A-MAX</sub>) is dependent on the maximum operating junction temperature (T<sub>J-MAX-OP</sub> = 125°C), the maximum power dissipation of the device in the application (P<sub>D-MAX</sub>), and the junction-to ambient thermal resistance of the part/package in the application (R<sub>θJA</sub>), as given by the following equation: T<sub>A-MAX</sub> = T<sub>J-MAX-OP</sub> - (R<sub>θJA</sub> × P<sub>D-MAX</sub>).

## 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DSBGA (20 PINS)	UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	63.5	°C/W
R <sub>θJC</sub>	Junction-to-case (top) thermal resistance	0.3	
R <sub>θJB</sub>	Junction-to-board thermal resistance	9.4	
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.6	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	9.3	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.5 Electrical Characteristics

Unless otherwise specified, limits apply over the full operating ambient temperature range ( $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ ),  $V_{\text{IN}} = 3.6\text{ V}$ ,  $V_{\text{POS}} = V_{\text{OREF}} = 5.4\text{ V}$ ,  $V_{\text{NEG}} = -5.4\text{ V}$ ,  $V_{\text{BST}} = 5.7\text{ V}$ ,  $V_{\text{CONT}} = 3.3\text{ V}$ .

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
<b>CURRENT CONSUMPTION</b>					
I <sub>SD</sub>	Shutdown current	nRST = LOW, LCD_EN = LOW	1		μA
I <sub>Q</sub>	Quiescent current, device not switching	nRST = HIGH, LCD_EN = LOW, 2.7 V ≤ V <sub>IN</sub> ≤ 5 V	60		μA
I <sub>LCD_EN</sub>		nRST = HIGH, LCD_EN = HIGH, 2.7 V ≤ V <sub>IN</sub> ≤ 5 V, no load, Backlight disabled	1		mA
<b>DEVICE PROTECTION</b>					
UVLO	Undervoltage lockout	V <sub>IN</sub> decreasing	2.5		V
		V <sub>IN</sub> increasing	2.6		V
TSD	Thermal shutdown <sup>(1)</sup>		140		°C
TSD(hyst)	Hysteresis <sup>(1)</sup>		20		°C
<b>LED CURRENT SINKS</b>					
I <sub>LED1/2</sub>	Minimum output current	Brightness code 0x001	50		μA
	Maximum output current	Brightness code 0x7FF, exponential mapping	25		mA
	Maximum output current	Brightness code 0x7FF, linear mapping	25.3		mA
I <sub>ACCURACY</sub>	Absolute LED current accuracy <sup>(2)</sup>	2.7 V ≤ V <sub>IN</sub> ≤ 5.0 V, LED Currents 0.05 mA, 1 mA, 5 mA, 25 mA	-3%	3%	
I <sub>MATCH</sub>	LED1 to LED2 current matching <sup>(2)</sup>	2.7 V ≤ V <sub>IN</sub> ≤ 5.0 V, LED Currents 0.05 mA, 1 mA, 5 mA, 25 mA	0%	3%	
V <sub>HR_MIN</sub>	Current sink saturation voltage	I <sub>LED</sub> = 95% of 5 mA	30	50	mV
<b>BACKLIGHT BOOST CONVERTER</b>					
V <sub>OV_PBL</sub>	Backlight boost output overvoltage protection	2.7 V ≤ V <sub>IN</sub> ≤ 5 V, 29-V Option	28.8		V
η <sub>LED_DRIVE</sub>	LED drive efficiency <sup>(1)</sup>	I <sub>LED</sub> = 10 mA/string, 2P6S LED configuration 1235AS-H-220M Inductor	88%		
V <sub>HR</sub>	Regulated current sink headroom voltage	I <sub>LED</sub> = 25 mA	250		mV
		I <sub>LED</sub> = 5 mA	100		mV
R <sub>DSON</sub>	NMOS switch on resistance	I <sub>SW</sub> = 250 mA	0.5		Ω
I <sub>CL</sub>	Selectable NMOS switch current limit	900-mA setting	900		mA

(1) Typical value only for reference.

(2) Output Current Accuracy is the difference between the actual value of the output current and programmed value of this current. Matching is the maximum difference from the average. For the constant current sinks on the part (LED1 and LED2), the following is determined: the maximum output current (MAX), the minimum output current (MIN), and the average output current of both outputs (AVG). Matching number is calculated: (MAX - MIN)/AVG. The typical specification provided is the most likely norm of the matching figure of all parts. LED current sinks were characterized with 1-V headroom voltage. Note that some manufacturers have different definitions in use.

## Electrical Characteristics (continued)

Unless otherwise specified, limits apply over the full operating ambient temperature range ( $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ ),  $V_{IN} = 3.6\text{ V}$ ,  $V_{POS} = V_{OREF} = 5.4\text{ V}$ ,  $V_{NEG} = -5.4\text{ V}$ ,  $V_{BST} = 5.7\text{ V}$ ,  $V_{CONT} = 3.3\text{ V}$ .

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT	
$f_{SW}$	Switching frequency	500-kHz mode	450	500	550	kHz	
		1-MHz mode	900	1000	1100		
$D_{MAX}$	Maximum duty cycle			94%			
<b>LCD BIAS BOOST CONVERTER</b>							
$V_{OVP\_BST}$	LCD bias boost output overvoltage protection			6.8		V	
$f_{SW\_BST}$	Switching frequency <sup>(1)</sup>	Load current 100mA		2500		kHz	
$V_{BST}$	Minimum Bias boost output voltage	LCD_BST_OUT = 000000b		4.5		V	
	Maximum Bias boost output voltage	LCD_BST_OUT = 100101b		6.35			
	Output voltage step size			50		mV	
	Peak-to-peak ripple voltage <sup>(3)</sup>	$I_{LOAD} = 50\text{ mA}$ , $C_{BST} = 10\text{ }\mu\text{F}$			50		mVpp
	BST_OUT line transient response <sup>(3)</sup>	$V_{IN} + 500\text{ mVp-p AC square wave}$ , $T_r = 100\text{ mV}/\mu\text{s}$ , 200 Hz, 12.5% Duty, $I_{LOAD} = 5\text{ mA}$ , $C_{IN} = 10\text{ }\mu\text{F}$ , $C_{BST} = 10\text{ }\mu\text{F}$		-50	$\pm 25$	50	mV
BST_OUT load transient response <sup>(3)</sup>	Load current step 0 mA - 150 mA, $T_{RISE/FALL} = 100\text{ mA}/\mu\text{s}$ , $C_{IN} = 10\text{ }\mu\text{F}$ , $C_{BST} = 10\text{ }\mu\text{F}$		-150		150	mV	
$I_{CL\_BST}$	Valley current limit			1000		mA	
$R_{DS(on)\_BST}$	High-side MOSFET on resistance	$T_A = 25^{\circ}\text{C}$		170		m $\Omega$	
	Low-side MOSFET on resistance	$T_A = 25^{\circ}\text{C}$		290			
$\eta_{BST}$	Efficiency <sup>(4)</sup>	80 mA < $I_{BST}$ < 200 mA		92%			
$t_{ST\_BST}$	Start-up time (BST_OUT), $V_{BST\_OUT} = 10\%$ to 90% <sup>(5)</sup>	$C_{BST} = 20\text{ }\mu\text{F}$			1000	$\mu\text{s}$	
<b>LCD POSITIVE BIAS OUTPUT (LDO_VPOS)</b>							
$V_{POS}$	Minimum output voltage	LDO_VPOS_TARGET = 000000b		4.0		V	
	Maximum output voltage	LDO_VPOS_TARGET = 101000b		6.0		V	
	Output voltage step size			50		mV	
	Output voltage accuracy	Output voltage = 5.4 V, $I_{LOAD} = 1\text{ mA}$		-1.5%		1.5%	
	LDO_VPOS line transient response <sup>(5)</sup>	$V_{IN} + 500\text{ mVp-p AC square wave}$ , $T_r = 100\text{ mV}/\mu\text{s}$ , 200 Hz, $I_{LOAD} = 25\text{ mA}$ , $C_{IN} = 10\text{ }\mu\text{F}$		-25		25	mV
	LDO_VPOS load transient response <sup>(5)</sup>	5 mA to 100 mA load transient, $T_{RISE/FALL} = 2\text{ }\mu\text{s}$ , $C_{VPOS} = 10\text{ }\mu\text{F}$		-100		100	mV
	DC load regulation <sup>(5)</sup>	$1\text{ mA} \leq I_{LOAD} \leq 100\text{ mA}$				20	mV
$PG_{RISING}$	Power-good threshold, voltage increasing	% of target $V_{POS}$		95%			
$PG_{FALLING}$	Power-good threshold, voltage decreasing	% of target $V_{POS}$		90%			
$I_{POS\_MAX}$	Maximum output current			100		mA	
$I_{CL\_VPOS}$	Output current limit			200		mA	
$I_{RUSH\_PK\_VPOS}$	Peak start-up inrush current <sup>(5)</sup>	$V_{BST} = 6.3\text{ V}$ , $V_{POS} = 6\text{ V}$ , $C_{VPOS} = 10\text{ }\mu\text{F}$		500		mA	
$V_{DO\_VPOS}$	LDO_VPOS dropout voltage <sup>(6)</sup>	$I_{LOAD} = 100\text{ mA}$ , $V_{POS} = 4\text{ V}$		80		mV	

(3) Limits set by characterization and/or simulation only.

(4) Typical value only for reference.

(5) Limits set by characterization and/or simulation only.

(6)  $V_{BST} - V_{POS}$  when  $V_{POS}$  has dropped 100 mV below target.

**Electrical Characteristics (continued)**

Unless otherwise specified, limits apply over the full operating ambient temperature range ( $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ ),  $V_{\text{IN}} = 3.6\text{ V}$ ,  $V_{\text{POS}} = V_{\text{OREF}} = 5.4\text{ V}$ ,  $V_{\text{NEG}} = -5.4\text{ V}$ ,  $V_{\text{BST}} = 5.7\text{ V}$ ,  $V_{\text{CONT}} = 3.3\text{ V}$ .

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT	
PSRR <sub>VPOS</sub>	Power supply rejection ratio, LDO_VPOS <sup>(5)</sup>	$f = 10\text{ Hz to }500\text{ kHz}$ , $I_{\text{LOAD}} = 50\text{ mA}$ , $V_{\text{BST}}$ to $V_{\text{POS}}$ , 300 mV minimum headroom		25		dB	
t <sub>ST_VPOS</sub>	Start-up time LDO_VPOS, V <sub>LDO_VPOS</sub> = 10% to 90% <sup>(5)</sup>	$C_{\text{VPOS}} = 10\text{ }\mu\text{F}$			1	ms	
R <sub>PD_VPOS</sub>	Output pull-down resistor, LDO_VPOS	LDO_VPOS pull-down enabled, LDO_VPOS disabled	52	80	110	$\Omega$	
<b>LCD NEGATIVE BIAS OUTPUT (CP_VNEG)</b>							
V <sub>OVP_VNEG</sub>	LCD bias negative charge-pump output overvoltage protection	Below V <sub>NEG</sub> output voltage target		-250		mV	
V <sub>SHORT_VNEG</sub>	LCD bias negative charge-pump output short circuit protection			-1		V	
V <sub>NEG</sub>	Minimum output voltage	CP_VNEG_TARGET = 101000b		-6.0		V	
	Maximum output voltage	CP_VNEG_TARGET = 000000b		-4.0		V	
	Output voltage step size			50		mV	
	Output accuracy	Output voltage = -5.4V	-1.5%		1.5%		
	Peak-to-peak ripple voltage <sup>(5)</sup>	$I_{\text{LOAD}} = 50\text{ mA}$ , $C_{\text{VNEG}} = 10\text{ }\mu\text{F}$		60		mVpp	
	CP_VNEG line transient response <sup>(5)</sup>	$V_{\text{IN}} + 500\text{ mVp-p AC square wave}$ , 100 mV/ $\mu\text{s}$ 200 Hz, 12.5% DS at 5 mA		-50	$\pm 25$	50	mV
	CP_VNEG load transient response <sup>(5)</sup>	5 mA to 50 mA load transient, T <sub>RISE/FALL</sub> = 1 $\mu\text{s}$ , $C_{\text{VNEG}} = 10\text{ }\mu\text{F}$	-100		100	mV	
PG <sub>RIISING</sub>	Power good increasing	% of Target V <sub>NEG</sub>		95%			
PG <sub>FALLING</sub>	Power good decreasing	% of Target V <sub>NEG</sub>		90%			
$\eta_{\text{CP}}$	Efficiency <sup>(7)</sup>	$V_{\text{IN}} = 3.7\text{ V}$ , $V_{\text{BST}} = 5.7\text{ V}$ , $V_{\text{NEG}} = -5.4\text{ V}$ , $20\text{ mA} < I_{\text{LOAD}} < 80\text{ mA}$		92%			
I <sub>NEG_MAX</sub>	Maximum output current <sup>(8)</sup>	$V_{\text{IN}} = 3.7\text{ V}$ , $V_{\text{BST}} = 5.6\text{ V}$ , $V_{\text{NEG}} = -5.4\text{ V}$		50		mA	
		$V_{\text{IN}} = 3.7\text{ V}$ , $V_{\text{BST}} = 5.7\text{ V}$ , $V_{\text{NEG}} = -5.4\text{ V}$		80		mA	
I <sub>CL_VNEG</sub>	Output current limit <sup>(8)</sup>			150		mA	
t <sub>ST_VNEG</sub>	Start-up time, CP_VNEG, VCP_VNEG = 10% to 90% <sup>(8)</sup>	$V_{\text{NEG}} = -6\text{ V}$ , $C_{\text{VNEG}} = 10\text{ }\mu\text{F}$			1	ms	
R <sub>PU_VNEG</sub>	Output pull-up resistor, CP_VNEG <sup>(8)</sup>	CP_VNEG Pull-Up Enabled, CP_VNEG Disabled, $V_{\text{BST}} > 4.8\text{ V}$		30	40	$\Omega$	
<b>LCD GAMMA REFERENCE OUTPUT (LDO_OREF)</b>							
V <sub>OREF</sub>	Minimum Output voltage	LDO_OREF_TARGET = 000000b		4.0		V	
	Maximum Output voltage	LDO_OREF_TARGET = 101000b		6.0		V	
	Output voltage step size			50		mV	
	Output accuracy	$I_{\text{LOAD\_LDO\_OREF}} < 5\text{ mA}$ , $V_{\text{OREF}} = 5.4\text{ V}$	-1.5%		1.5%		
	LDO_OREF line transient response <sup>(8)</sup>	$V_{\text{IN}} + 500\text{ mVp-p AC Square Wave}$ , 100 mV/ $\mu\text{s}$ 200 Hz at 5 mA, $C_{\text{IN}} = 10\text{ }\mu\text{F}$		-50		50	mV
	LDO_OREF load transient <sup>(8)</sup>	5 mA to 50 mA load transient @ 2 $\mu\text{s}$ T <sub>RISE/FALL</sub> , $C_{\text{IN}} = 10\text{ }\mu\text{F}$		-50		50	mV
	DC load regulation <sup>(8)</sup>	$1\text{ mA} \leq I_{\text{LOAD\_LDO\_OREF}} \leq I_{\text{LOAD\_LDO\_OREF\_MAX}}$				20	mV
PG <sub>RIISING</sub>	Power good increasing	% of target V <sub>LDO_OREF</sub>		95%			

(7) Typical value only for reference.

(8) Limits set by characterization and/or simulation only.



## Electrical Characteristics (continued)

Unless otherwise specified, limits apply over the full operating ambient temperature range ( $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ ),  $V_{IN} = 3.6\text{ V}$ ,  $V_{POS} = V_{OREF} = 5.4\text{ V}$ ,  $V_{NEG} = -5.4\text{ V}$ ,  $V_{BST} = 5.7\text{ V}$ ,  $V_{CONT} = 3.3\text{ V}$ .

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT		
PG <sub>FALLING</sub>	Power good decreasing	% of target $V_{LDO\_OREF}$		90%			
I <sub>OREF\_MAX</sub>	Maximum output current		50		mA		
I <sub>CL\_OREF</sub>	Output current limit		80		mA		
I <sub>RUSH\_PK\_OREF</sub>	Peak start-up inrush current <sup>(8)</sup>	$V_{BIASBST} = 5.8\text{ V}$ , $V_{OREF} = 5.5\text{ V}$ , $C_{OREF} = 10\text{ }\mu\text{F}$		250	mA		
V <sub>DO\_OREF</sub>	LDO_OREF dropout voltage <sup>(9)</sup>	$I_{LOAD\_LDO\_OREF} =$ $I_{LOAD\_LDO\_OREF\_MAX}$ , $V_{LDO\_OREF} =$ $4.0\text{ V}$		80	mV		
PSRR <sub>OREF</sub>	Power supply rejection ratio, LDO_OREF <sup>(8)</sup>	F = 10 Hz to 500 kHz @ $I_{max/2}$ , $V_{BST\_OUT}$ to $V_{LDO\_OREF}$ , 300 mV minimum headroom		25	dB		
t <sub>ST\_OREF</sub>	Start-up time, LDO_OREF, $V_{LDO\_OREF} = 10\%$ to $90\%$ <sup>(8)</sup>	$C_{OREF} = 10\text{ }\mu\text{F}$ , $V_{LDO\_OREF} = 5.5\text{ V}$		1	ms		
R <sub>PD\_OREF</sub>	Output pull-down resistor, LDO_OREF	LDO_OREF pull-down enabled, LDO_OREF disabled		130	200	270	$\Omega$
<b>LCD CONTROLLER SUPPLY OUTPUT (LDO_CONT)</b>							
V <sub>CONT</sub>	Output voltage	LDO_CONT_VOUT = 00		1.8	V		
		LDO_CONT_VOUT = 01		2.3			
		LDO_CONT_VOUT = 10		2.8			
		LDO_CONT_VOUT = 11		3.3			
	Output accuracy	Output Voltage = 1.8 V, 1-mA load		-2%	2%		
	LDO_CONT line transient response <sup>(8)</sup>	$V_{IN} + 500\text{ mVp-p AC Square}$ Wave, 100 mV/ $\mu\text{s}$ 200 Hz at 5 mA		-50	50	mV	
LDO_CONT load transient response <sup>(8)</sup>	5-mA to 80-mA load transient @ 2 $\mu\text{s}$ T <sub>RISE/FALL</sub>		-50	50	mV		
DC load regulation <sup>(8)</sup>	$1\text{ mA} \leq I_{LOAD\_LDO\_CONT} \leq 80\text{ mA}$			20	mV		
I <sub>CONT\_MAX</sub>	Maximum output current		80		mA		
I <sub>CL\_CONT</sub>	Output current limit		130		mA		
V <sub>DO\_CONT</sub>	LDO_CONT dropout voltage <sup>(10)</sup>	$I_{LOAD} = 80\text{ mA}$ , $V_{CONT} = 3.3\text{ V}$		80	mV		
PSRR <sub>LDO\_CONT</sub>	Power supply rejection ratio, LDO_CONT <sup>(11)</sup>	F = 10 Hz to 500 kHz @ $I_{max/2}$ $V_{IN}$ to $V_{LDO\_CONT}$ , 300-mV minimum headroom		25	dB		
t <sub>ST\_CONT</sub>	Start-up time, LDO_CONT, $V_{CONT} =$ $10\%$ to $90\%$ <sup>(11)</sup>	$V_{CONT} = 1.8\text{ V}$		1	ms		
R <sub>PD\_CONT</sub>	Output pull-down resistor, LDO_CONT	LDO_CONT pull-down enabled, LDO_CONT disabled		200	$\Omega$		
<b>LOGIC INPUTS (PWM, NRST, LCD_EN, SCL, SDA, OTP_SEL)</b>							
V <sub>IL</sub>	Input logic low		0	0.4	V		
V <sub>IH</sub>	Input logic high		1.2	$V_{IN}$	V		
I <sub>INPUT</sub>	Logic input current		-1	1	$\mu\text{A}$		
<b>LOGIC OUTPUTS (SDA, FLAG)</b>							
V <sub>OL</sub>	Output logic low	$I_{OL} = 3\text{ mA}$		0	0.4	V	
I <sub>LEAKAGE</sub>	Output leakage current			1	$\mu\text{A}$		
<b>PWM INPUT</b>							
f <sub>PWM\_INPUT</sub>	PWM input frequency		100	20000	Hz		
t <sub>MIN</sub>	Minimum PWM ON/OFF time		400		ns		
t <sub>TIMEOUT</sub>	PWM timeout <sup>(11)</sup>		24		ms		

(9)  $V_{BST} - V_{OREF}$  when  $V_{OREF}$  has dropped 100 mV below target.

(10)  $V_{IN} - V_{CONT}$  when  $V_{CONT}$  has dropped 100 mV below target.


(11) Limits set by characterization and/or simulation only.

## 7.6 I<sup>2</sup>C Timing Requirements (SDA, SCL) <sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{SCL}$	Clock frequency				400	kHz
1	Hold time (repeated) START condition		0.6			$\mu$ s
2	Clock low time		1.3			$\mu$ s
3	Clock high time		600			ns
4	Set-up time for a repeated START condition		600			ns
5	Data hold time		50			ns
6	Data set-up time		100			ns
7	Rise time of SDA and SCL		$20 + 0.1C_b$		300	ns
8	Fall time of SDA and SCL		$15 + 0.1C_b$		300	ns
9	Set-Up time between a STOP and a START condition		1.3			$\mu$ s
$C_b$	Capacitive load for each bus line		10		200	pF


(1) Limits set by characterization and/or simulation only



**Figure 1. I<sup>2</sup>C Timing Parameters**


## 7.7 Typical Characteristics

Ambient temperature is 25°C unless otherwise noted. Backlight load is the sum of LED1 and LED2 current. Backlight Total Efficiency defined as  $P_{LED} / P_{IN}$ , where  $P_{LED}$  is actual power consumed in LEDs.




1235AS-H-220M 22- $\mu$ H Inductor  
2P6S LED Configuration  
500-kHz Boost SW Frequency

Figure 2. Backlight Boost Efficiency




1235AS-H-220M 22- $\mu$ H Inductor  
2P6S LED Configuration  
500-kHz Boost SW Frequency

Figure 3. Backlight Total Efficiency




1235AS-H-220M 22- $\mu$ H Inductor  
2P6S LED Configuration  
1-MHz Boost SW Frequency

Figure 4. Backlight Boost Efficiency




1235AS-H-220M 22- $\mu$ H Inductor  
2P6S LED Configuration  
1-MHz Boost SW Frequency

Figure 5. Backlight Total Efficiency



VLF403210MT-100M 10- $\mu$ H Inductor  
2P6S LED Configuration  
500-kHz Boost SW Frequency

Figure 6. Backlight Boost Efficiency




VLF403210MT-100M 10- $\mu$ H Inductor  
2P6S LED Configuration  
500-kHz Boost SW Frequency

Figure 7. Backlight Total Efficiency


### Typical Characteristics (continued)

Ambient temperature is 25°C unless otherwise noted. Backlight load is the sum of LED1 and LED2 current. Backlight Total Efficiency defined as  $P_{LED} / P_{IN}$ , where  $P_{LED}$  is actual power consumed in LEDs.




VLF403210MT-100M 10- $\mu$ H Inductor  
2P6S LED Configuration  
1-MHz Boost SW Frequency

Figure 8. Backlight Boost Efficiency




VLF403210MT-100M 10- $\mu$ H Inductor  
2P6S LED Configuration  
1-MHz Boost SW Frequency

Figure 9. Backlight Total Efficiency




No load on LCD Bias  
2P6S LED Configuration  
500-kHz BL Boost SW Frequency

Figure 10. Device Current Consumption, Backlight Driving




No load on LCD Bias  
2P6S LED Configuration  
1-MHz BL Boost SW Frequency

Figure 11. Device Current Consumption, Backlight Driving



2P6S LED Configuration

Figure 12. Backlight Boost Output Voltage




2P6S LED Configuration

Figure 13. LED Driver Headroom Voltage


Typical Characteristics (continued)

Ambient temperature is 25°C unless otherwise noted. Backlight load is the sum of LED1 and LED2 current. Backlight Total Efficiency defined as  $P_{LED} / P_{IN}$ , where  $P_{LED}$  is actual power consumed in LEDs.




VLF403210MT-100M 10- $\mu$ H Inductor  
1-MHz BL Boost SW Frequency  
2P6S LED Configuration

Figure 14. LED Current Matching




$I^2C$  Brightness Control

Figure 15. LED Current, Linear Control




$I^2C$  Brightness Control

Figure 16. LED Current, Exponential Control




$V_{BST}$  set to 5.2 V

Figure 17. LCD Boost Efficiency



$V_{BST}$  set to 5.5 V

Figure 18. LCD Boost Efficiency




$V_{BST}$  set to 5.9 V

Figure 19. LCD Boost Efficiency


### Typical Characteristics (continued)

Ambient temperature is 25°C unless otherwise noted. Backlight load is the sum of LED1 and LED2 current. Backlight Total Efficiency defined as  $P_{LED} / P_{IN}$ , where  $P_{LED}$  is actual power consumed in LEDs.




V<sub>NEG</sub> set to -5 V

Figure 20. V<sub>NEG</sub> Efficiency




V<sub>NEG</sub> set to -5.5 V

Figure 21. V<sub>NEG</sub> Efficiency




V<sub>NEG</sub> set to -6 V

Figure 22. V<sub>NEG</sub> Efficiency




V<sub>BST</sub> set to 5.2 V

Figure 23. LCD Boost Load Regulation



V<sub>BST</sub> set to 5.5 V

Figure 24. LCD Boost Load Regulation




V<sub>BST</sub> set to 5.9 V

Figure 25. LCD Boost Load Regulation


Typical Characteristics (continued)

Ambient temperature is 25°C unless otherwise noted. Backlight load is the sum of LED1 and LED2 current. Backlight Total Efficiency defined as  $P_{LED} / P_{IN}$ , where  $P_{LED}$  is actual power consumed in LEDs.




V<sub>NEG</sub> set to -5 V

Figure 26. V<sub>NEG</sub> Load Regulation




V<sub>NEG</sub> set to -5.5 V

Figure 27. V<sub>NEG</sub> Load Regulation




V<sub>NEG</sub> set to -6 V

Figure 28. V<sub>NEG</sub> Load Regulation




V<sub>POS</sub> set to 5 V

Figure 29. V<sub>POS</sub> Load Regulation



V<sub>POS</sub> set to 5.5 V

Figure 30. V<sub>POS</sub> Load Regulation




V<sub>POS</sub> set to 6 V

Figure 31. V<sub>POS</sub> Load Regulation


### Typical Characteristics (continued)

Ambient temperature is 25°C unless otherwise noted. Backlight load is the sum of LED1 and LED2 current. Backlight Total Efficiency defined as  $P_{LED} / P_{IN}$ , where  $P_{LED}$  is actual power consumed in LEDs.




V<sub>OREF</sub> set to 5 V

Figure 32. V<sub>OREF</sub> Load Regulation




V<sub>OREF</sub> set to 5.5 V

Figure 33. V<sub>OREF</sub> Load Regulation




V<sub>OREF</sub> set to 6 V

Figure 34. V<sub>OREF</sub> Load Regulation




V<sub>CONT</sub> set to 1.8 V

Figure 35. V<sub>CONT</sub> Load Regulation



V<sub>CONT</sub> set to 2.8 V

Figure 36. V<sub>CONT</sub> Load Regulation



V<sub>CONT</sub> set to 3.3 V

Figure 37. V<sub>CONT</sub> Load Regulation



## 8 Detailed Description

### 8.1 Overview

The LM3631 is a single-chip complete LCD power and backlight solution. It can drive up to two LED strings with up to 8 LEDs each (up to 27 V typ.), with a maximum of 25 mA per string. The power for the LED strings comes from an integrated asynchronous backlight boost converter with two selectable switching frequencies (500 kHz or 1 MHz) to optimize performance or solution area. LED current is regulated by two low-headroom current sinks. Automatic voltage scaling adjust the output voltage of the backlight boost converter to minimize the LED driver head room voltage.

The LCD bias power portion of the LM3631 consists of an LCD bias boost converter, inverting charge pump, and three integrated LDOs. The device can generate all the required voltages for a LCD panel:

1. The LCD positive bias voltage  $V_{POS}$  (up to 6V).  $V_{POS}$  voltage is post-regulated from the LCD bias boost converter output voltage.
2. LCD negative bias voltage  $V_{NEG}$  (down to -6 V).  $V_{NEG}$  is generated from the LCD bias boost converter output using a regulated inverting charge pump.
3. The third output  $V_{OREF}$  can supply the LCD gamma (or VCOM reference) voltage.  $V_{OREF}$  is post-regulated from the LCD bias boost converter output voltage.
4. The fourth output  $V_{CONT}$  can be used to supply the display controller.  $V_{CONT}$  regulator is powered from the VIN input.

The LM3631 flexible control interface consists from nRST active low reset input, LCD\_EN enable input, PWM input for content adaptive backlight control (CABC), and an I<sup>2</sup>C-compatible interface. In applications with limited IO pin count the LCD\_EN input pin function can be replaced with the LCD\_EN I<sup>2</sup>C register bit. In this case the LCD\_EN pin needs to be connected to ground. OTP\_SEL input can be used to select from two different factory-programmed default One Time Programmable Memory (OTP) settings. The default OTP settings can be overwritten using the I<sup>2</sup>C-compatible interface. Programmable settings include LED ramp up/down profiles, LED output current and brightness control modes, enabling/disabling individual power supply outputs, and programmable LCD output power up/down sequencing. Open drain FLAG output can be used to notify host processor from various power-good signals or fault conditions.

Overview (continued)





Figure 38. System Example

## 8.2 Functional Block Diagram



## 8.3 Features Description

### 8.3.1 Backlight

The backlight is enabled by setting the BL\_EN = 1 and a brightness value higher than zero. LCD bias power rails need to reach their target voltages before the backlight can be started. Note that all bias voltages don't need to be enabled to start up the backlight. For example, if only  $V_{POS}$  and  $V_{NEG}$  are required, the backlight can be enabled once these voltages have reach their target voltages. In this case  $V_{CONT}$  and  $V_{OREF}$  can be disabled. If all four outputs (LDO\_CONT, LDO\_OREF, CP\_VNEG, and LDO\_VPOS) are disabled, the backlight can be enabled once the LCD biast boost converter has settled. The LCD bias boost is always enabled when the LCD\_EN pin or bit is set high.

When the brightness value is '0', or BL\_EN bit is '0', the backlight is disabled. The BL\_EN bit is '1' by default. The backlight can be disabled at any time by setting the brightness value to zero or by writing the BL\_EN bit to '0'.

LED driver LED2 can be separately enabled and disabled from the I<sup>2</sup>C register. LED driver LED1 is always enabled when the backlight is turned on.

**Table 2. Backlight Control**

BL_EN BIT	BRIGHTNESS VALUE (I <sup>2</sup> C AND/OR EXTERNAL PWM)	BACKLIGHT ON/OFF
0	0	OFF
0	≥1	OFF
1	0	OFF
1	≥1	ON

#### 8.3.1.1 Backlight Brightness Control

Brightness can be controlled either by the I<sup>2</sup>C brightness register, with an external PWM control, or a combination of both. BRT\_MODE bits select the brightness control mode. Different brightness control modes are shown in [Table 3](#).

When controlling brightness through I<sup>2</sup>C, registers 0x01 and 0x02 are used. Registers 0x01 and 0x02 hold the 11-bit brightness data. Register 0x02 contains the 8 MSBs, and register 0x01 contains the 3 LSBs. The LED current only transitions to the new level after a write is done to register 0x02.

When controlling brightness through I<sup>2</sup>C, setting brightness value to '0' shuts down the backlight. When controlling the brightness with PWM input, if PWM input is low for a certain period of time (24 ms typ.), the backlight shuts down. When using the combination of a PWM input and the I<sup>2</sup>C register, either option shuts down the backlight.

#### NOTE

The backlight does not start before the LCD bias start-up sequence is finished even if BL\_EN bit is '1' and the brightness setting is ≥ 1.

**Table 3. Brightness Control**

BRT_MODE bits	BRIGHTNESS CONTROL
00	I <sup>2</sup> C register used for brightness control
01	PWM input duty cycle used for brightness control
10	I <sup>2</sup> C register code multiplied with PWM duty cycle before sloping
11	Sloped I <sup>2</sup> C register code multiplied with PWM duty cycle




Figure 39. Brightness Control with BRT\_MODE bit 00




Figure 40. Brightness Control with BRT\_MODE bit 01




Figure 41. Brightness Control with BRT\_MODE bit 10




Figure 42. Brightness Control with BRT\_MODE bit 11

8.3.1.1.1 LED Current With Brightness Selection '00'



When LED brightness is controlled from the I<sup>2</sup>C brightness registers, the 11-bit brightness data directly controls the LED current in LED1 and LED2. LED mapping can be selected as either linear or exponential. When this mode is selected setting PWM input to 0 does not disable the backlight.

With exponential mapping the 11-bit code-to-current response is approximated by the equation:

$$I_{LED} = 50 \mu A \times 1.003040572^{I2C \text{ BRT CODE}} \text{ (for codes > 0)} \tag{1}$$

This equation is valid for I<sup>2</sup>C brightness codes between 1 and 2047. Code 0 disables the backlight. Resolution achieved at the output is maximum 16-bit at low brightness levels and additional 1 bit can be achieved with the dithering resulting in up to 17-bit output resolution. Step sizes increase when the current increases with the exponential control.

Figure 43 and Figure 44 detail the exponential response of the LED current vs. brightness code. Figure 43 shows the response on a linear Y axis while Figure 44 shows the response on a log Y axis to show the low current levels at the lower codes.



With linear mapping the 11-bit code to current response is approximated by the equation:

$$I_{LED} = 37.67 \mu A + 12.33 \mu A \times I2C \text{ BRT CODE (for codes > 0)} \tag{2}$$

This equation is valid for codes between 1 and 2047. Code 0 disables the backlight.

**8.3.1.1.2 LED Current With Brightness Selection '01'**

When LED brightness is controlled from the PWM, the PWM duty cycle directly controls the LED current in LED1 and LED2. LED mapping can be selected to be either linear or exponential. When this mode is selected, setting the I<sup>2</sup>C brightness register to 0 does not disable the backlight.

With exponential mapping the PWM duty cycle-to-current response is approximated by the equation:

$$I_{LED} = 50 \mu A \times 1.003040572^{2047 \times PWM \text{ D/C}} \text{ (PWM D/C } \neq 0) \tag{3}$$

Equation 3 is valid for PWM duty cycles other than 0. Duty cycle 0 disables the backlight.

With linear mapping the PWM duty cycle-to-current response is approximated by the equation:

$$I_{LED} = 37.67 \mu A + (12.33 \mu A \times 2047 \times PWM \text{ D/C}) \text{ (PWM D/C } \neq 0) \tag{4}$$

Equation 4 is valid for PWM duty cycles other than 0. Duty cycle 0 disables the backlight.

**8.3.1.1.3 LED Current With Brightness Selections '10' and '11'**

When LED brightness is controlled with the combination of the I<sup>2</sup>C register and the PWM duty cycle, the multiplication result of I<sup>2</sup>C register value and PWM duty cycle controls the LED current in LED1 and LED2. LED mapping can be selected as either linear or exponential.

With exponential mapping the multiplication result-to-current response is approximated by the equation:

$$I_{LED} = 50 \mu A \times 1.003040572^{I2C \text{ BRT CODE} \times PWM \text{ D/C}} \tag{5}$$

Equation 5 is valid for brightness values other than 0. Brightness value (PWM D/C or I2C BRT CODE) 0 disables the backlight.

With linear mapping the PWM duty cycle-to-current response is approximated by the equation:

$$I_{LED} = 37.67 \mu A + (12.33 \mu A \times I2C \text{ BRT CODE} \times PWM \text{ D/C}) \tag{6}$$

Equation 6 is valid for brightness values other than 0. Brightness value (PWM D/C or I2C BRT CODE) 0 programs 0 current.

The key difference between the two brightness modes is how the PWM input affects the LED output current. When brightness mode is '10', changing PWM value causes LED current to slope from the current value to the new value. With the brightness setting '11', a change in PWM value causes an instant change in the LED current. This makes brightness setting '11' suitable for CABC operation.

**8.3.1.2 Linear Slope and Advanced Slope**

Sloper smooths the transition from one brightness value to another. Slope time can be adjusted from 0 ms to 4000 ms with SLOPE[3:0] bits. Slope time is used for sloping up and down. Slope time always remains the same regardless of the amount of change in brightness. Advanced slope makes brightness changes smooth for the human eye.

Dithering function further smooths the slope by jumping between two adjacent current values. Dithering frequency can be programmed with DITHER\_FREQ\_SEL[3:0] bits. Dithering function can be disabled with DISABLE\_DITHER bit.




Figure 45. Sloper

Table 4. Slope Times

SLOPE BITS[3:0]	SLOPE TIME (ms)
0000	0, slope function disabled, immediate brightness change
0001	1
0010	2
0011	5
0100	10
0101	20
0110	50
0111	100
1000	250
1001	500
1010	750
1011	1000
1100	1500
1101	2000
1110	3000
1111	4000

### 8.3.1.3 Mapper

The mapper block maps the digital word into current code which is set for the LED driver. The user can select whether the mapping is exponential or linear with the LINEAR\_MAPPER bit.

Exponential control is tailored to the response of the human eye such that the perceived change in brightness during ramp up or ramp down is linear.





### 8.3.2.1 Headroom Voltage

Saturation voltage of the LED drivers depends on the output current setting. In order to optimize LED drive efficiency, while maintaining good LED current accuracy, the LED-driver-regulated headroom voltage ( $V_{HR}$ ) is kept slightly above LED driver saturation voltage. To maintain good LED current accuracy with lower current settings, LED driver size is scaled down for the lower current settings (below 1/16 of max current). In order to ensure that both current sinks remain in regulation when there is a mismatch in string voltages, the boost converter output voltage is regulated based on the LED driver with lower headroom voltage. For example, if the LEDs connected to LED1 require 25 V at the programmed current, and the LEDs connected to LED2 require 25.5 V at the programmed current, the voltage at LED1 is  $V_{HR} + 0.5$  V, and the voltage at LED2 is  $V_{HR}$ .




Figure 47. Regulated Headroom vs LED Current

### 8.3.2.2 Automatic Switching Frequency Shift

To take advantage of frequency vs load dependent losses, the LM3631 has an automatic frequency-select mode. In automatic frequency-select mode the switching-frequency bit is automatically changed based on the programmed LED current. The threshold (or LED Brightness Code) at which the frequency switchover occurs is programmable via the AUTOFREQ\_THRESHOLD. This register contains an 8-bit code which is compared against the 8 MSB's of the brightness code (BRT[10:3]). When  $BRT[10:3] > AUTOFREQ\_THRESH[7:0]$ , the Boost Frequency Select Bit is set to a '1', and the device operates in high-frequency mode. When  $BRT[10:3] \leq AUTOFREQ\_THRESH[7:0]$ , the Frequency Select Bit is automatically set to '0', and the device operates in low-frequency mode.

When automatic frequency-select mode is disabled, the switching frequency operates at the programmed high- or low-frequency setting across the entire LED current range.

### 8.3.2.3 Inductor Select Bit

The LM3631 can operate with a 10- $\mu$ H or 22- $\mu$ H inductor. However, the LM3631 backlight boost-control loop requires adjustment of internal loop compensation parameters based on the inductance value selected for the application. This is done through the INDUCTOR bit. For 10- $\mu$ H inductors, the INDUCTOR bit must be set to '1'. For a 22- $\mu$ H inductor, the INDUCTOR bit should be set to '0'.

### 8.3.2.4 PI-Compensator

The LM3631 backlight boost converter internal loop-compensation parameters (SEL\_I[1:0] and SEL\_P[1:0]) are factory-selected to optimize performance and stability for most backlight configurations. These settings should not need adjustment. If these settings are changed, application needs to be carefully evaluated to ensure stability and performance in all operating conditions.

### 8.3.3 Backlight Protection and Faults

#### 8.3.3.1 Overvoltage Protection (OVP) and Open-Load Fault Protection

The LM3631 provides an OVP that monitors the LED boost output voltage ( $V_{OUT}$ ) and protects OUT and SW from exceeding safe operating voltages. The OVP threshold can be set with the I<sup>2</sup>C register bits. The OVP limit can be set to 17 V, 21 V, 25 V, or 29 V. The OVP monitor differentiates between two overvoltage conditions and responds accordingly as outlined below:

**Case 1 (OVP Threshold hit and (VLED1 and VLED2) > 40 mV):** In steady-state operation with  $V_{OUT}$  near the OVP threshold ( $V_{OVP}$ ), a rapid change in  $V_{IN}$  or brightness code can result in a momentary transient excursion of  $V_{OUT}$  above the OVP threshold. In this case the boost circuitry is disabled until  $V_{OUT}$  drops below  $V_{OVP} - V_{HYST}$ . Once this happens the boost is re-enabled, and steady state regulation can commence. If the OVP pulse length is over 1 ms, an OVP fault is set.

**Case 2 (OVP Threshold hit and (VLED1 and VLED2) < 40 mV):** When one or all of the LED strings is open, the boost converter drives  $V_{OUT}$  above  $V_{OVP}$  and at the same time the open string(s) current sink headroom voltage(s) drops to 0. When LM3631 detects three pulses (if  $V_{OUT} > V_{OVP}$  and ( $V_{LED1}$  or  $V_{LED2}$ ) < 40 mV), the OVP Fault flag (BL\_OVPFLT) is set. If the OVP pulse length is over 1 ms, an OVP fault is set. The flag is cleared with rising LCD\_EN or an I<sup>2</sup>C write.

#### 8.3.3.2 Overcurrent Protection (OCP) and Overcurrent Protection Fault

The LM3631 has 4 selectable OCP thresholds. The programmable options are 600 mA, 700 mA, 800 mA, or 900 mA. The OCP threshold is a cycle-by-cycle current limit detected in the low-side NFET. Once the threshold is reached, the NFET turns off for the remainder of the switching period.

##### 8.3.3.2.1 Overcurrent Protection Fault Flag (BL\_OCPFLT)

If enough OCP threshold events occur the Overcurrent Protection Fault (BL\_OCPFLT) flag is set. To avoid transient conditions from inadvertently setting the BL\_OCPFLT Flag, a Pulse Density Counter monitors OCP threshold events over a 128- $\mu$ s period. If the Pulse Density Counter counts 2 or more OCP events during the 128- $\mu$ s period, the pulse density count is considered true. If 8 consecutive 128- $\mu$ s periods occur where the pulse density count is true (1024  $\mu$ s total), the BL\_OCPFLT fault is set. Fault is cleared by rising edge of the LCD\_EN or an I<sup>2</sup>C write '1' to the BL\_OCPFLT bit.

---

#### NOTE

The OCP signaling is ignored for 4 ms after the backlight boost is started or the brightness value is changed.

---

##### 8.3.3.2.2 Short Circuit Fault Flag (BL\_SCFLT)

If an OCP fault has occurred, and the headroom voltage is too low ( $V_{LED1}$  or  $V_{LED2} < 40$  mV), the Short Circuit Fault (BL\_SCFLT) fault is set, and all power is shut down. The fault must be cleared to enable power — it is cleared by the rising edge of the LCD\_EN or by an I<sup>2</sup>C write '1' to the BL\_SCFLT bit.

---

#### NOTE

The OCP signaling is ignored for 4 ms after the backlight boost is started or the brightness value is changed.

---

### 8.3.4 LCD Bias

#### 8.3.4.1 Display Bias Power ( $V_{POS}$ , $V_{NEG}$ , $V_{OREF}$ )

A single high-efficiency boost converter provides a positive voltage rail,  $V_{BST\_OUT}$ , which serves as the power rail for the LCD  $V_{POS}$  and  $V_{NEG}$  biases, as well as for an additional regulated output  $V_{OREF}$ . This can be used to supply the display gamma reference,  $V_{COM}$  and  $V_{CS}$  voltages.

- The  $V_{POS}$  output LDO, LDO\_VPOS, has a programmable range from 4 V up to 6 V with 50-mV steps and can supply up to 100 mA.
- The  $V_{NEG}$  output, CP\_VNEG, is generated from a regulated, inverting charge pump and has an adjustable


range of  $-6\text{ V}$  up to  $-4\text{ V}$  with 50-mV steps and a maximum load of 80 mA. During start-up there is a minimum delay of 500  $\mu\text{s}$  due to biasing the flycap.

- The  $V_{\text{OREF}}$  output LDO, LDO\_OREF, has programmable range from 4 V to 6 V, further adjustable in 50-mV increments and can supply up to 50 mA.

The boost voltage can be selected from the an I<sup>2</sup>C register. When selecting suitable boost-output voltage, the following estimation can be used  $V_{\text{BST}} = \max(V_{\text{LDO\_VPOS}}, |V_{\text{CP\_VNEG}}|, V_{\text{LDO\_OREF}}) + 200\text{ mV}$  (with lower currents) or + 300 mV (with higher currents). When the device input voltage ( $V_{\text{IN}}$ ) > sets the LCD boost output voltage, the boost voltage goes to  $V_{\text{IN}} + 100\text{ mV}$ .

**Table 5. LCD Boost  $V_{\text{OUT}}$** 

LCD_BOOST_VOUT BITS	LCD BOOST OUTPUT VOLTAGE (V)
000 000	4.50
000 001	4.55
000 010	4.60
000 011	4.65
000 100	4.70
000 101	4.75
000 110	4.80
...	...
011 111	6.05
100 000	6.10
100 001	6.15
100 010	6.20
100 011	6.25
100 100	6.30
100 101	6.35


**Figure 48. LCD Boost**

### 8.3.4.2 Display Bias Power Sequencing ( $V_{POS}$ , $V_{NEG}$ , $V_{OREF}$ , $V_{CONT}$ )

The LM3631 supports configurable output power-up and power-down timing for  $V_{POS}$ ,  $V_{NEG}$ ,  $V_{CONT}$  and  $V_{OREF}$ . The LED current sinks can start up after the bias voltages power ok signals (or after the timeout period has elapsed (20 ms typ.)) and shuts down before the bias power-down sequence begins. The bias power-down sequence does not start until after the LED current sinks have turned off.

The trigger for the power-up sequence is either a change from logic LOW to logic HIGH on the LCD\_EN pin or the Display Bias Outputs bit. The trigger for the power-down sequence is either a change from logic HIGH to logic LOW on the LCD\_EN pin or the Display Bias Outputs bit. The pull-downs or pull-ups for each output, if enabled, disengage immediately upon start-up of each respective output and re-engages immediately upon shutdown of each respective output.

**Table 6. Start-Up and Shutdown Delays**

START-UP DELAY SETTING (LDO_OREF_SU_DLY, LDO_VPOS_SU_DLY, CP_VNEG_SU_DLY) (ms)	SHUTDOWN DELAY SETTING (LDO_OREF_SD_DLY, LDO_VPOS_SD_DLY, CP_VNEG_SD_DLY) (ms)
0000 = 0	0000 = 0
0001 = 1	0001 = 1
0010 = 2	0010 = 2
0011 = 3	0011 = 3
0100 = 4	0100 = 4
0101 = 5	0101 = 5
0110 = 6	0110 = 6
0111 = 7	0111 = 7
1000 = 8	1000 = 8

Table 6. Start-Up and Shutdown Delays (continued)

START-UP DELAY SETTING (LDO_OREF_SU_DLY, LDO_VPOS_SU_DLY, CP_VNEG_SU_DLY) (ms)	SHUTDOWN DELAY SETTING (LDO_OREF_SD_DLY, LDO_VPOS_SD_DLY, CP_VNEG_SD_DLY) (ms)						
1001 = 9	1001 = 9						
1010 = 10	1010 = 10						
1011 = 11	1011 = 11						
1100 = 12	1100 = 12 </tr <tr> <td>1101 = 13</td> <td>1101 = 13</td> </tr> <tr> <td>1110 = 14</td> <td>1110 = 14</td> </tr> <tr> <td>1111 = 15</td> <td>1111 = 15</td> </tr>	1101 = 13	1101 = 13	1110 = 14	1110 = 14	1111 = 15	1111 = 15
1101 = 13	1101 = 13						
1110 = 14	1110 = 14						
1111 = 15	1111 = 15						

LDO\_CONT start-up/shutdown delay has a 3-bit programmable range.

Table 7. LDO\_CONT Start-Up/Shutdown Delays

LDO_CONT START-UP/SHUTDOWN DELAY SETTING (LDO_CONT_SU_DLY, LDO_CONT_SD_DLY)	START-UP/SHUTDOWN DELAY (ms)
000	0
001	2
010	5
011	10
100	20
101	50
110	100
111	200





Figure 49. General LCD Bias Power Sequence Without Backlight



**Figure 50. General LCD Bias Power Sequence With Backlight**

#### 8.3.4.2.1 Start-Up and Shutdown Delays

**SU\_DLY** Start-up delay from LCD\_EN = HIGH to start up of the internal references, bias, and oscillator.

**LDO\_CONT\_SU\_DLY** Delay between the time LDO\_CONT signal starts to rise 'HIGH', and the time before BST\_OUT starts to rise. LDO\_CONT delay can be adjusted with LDO\_CONT\_SU\_DLY I<sup>2</sup>C register start-up delay bits. In case LDO\_CONT is disabled, BST\_OUT starts to rise after LCD\_EN is set 'HIGH'.

**BSTOK** Bias boost startup delay. Time between the time when BST\_OUT voltage starts to rise and the time when BST\_PWROK (internal) signal rises to 'HIGH'.

**LDO\_OREF\_SU\_DLY** Delay between the time when BST\_PWROK signal rises to 'HIGH' and LDO\_OREF signal starts to rise. Delay can be adjusted with I<sup>2</sup>C register start-up delay bits LDO\_OREF\_SU\_DLY.

**LDO\_VPOS\_SU\_DLY** Delay between the time when BST\_PWROK signal rises to 'HIGH' and LDO\_VPOS signal starts to rise. Delay can be adjusted with I<sup>2</sup>C register start-up delay bits LDO\_VPOS\_SU\_DLY.

**CP\_VNEG\_SU\_DLY** Delay between the time when BST\_PWROK signal rises to 'HIGH' and CP\_VNEG signal starts to fall. Delay can be adjusted with I<sup>2</sup>C register start-up delay bits CP\_VNEG\_SU\_DLY. Note that there is a minimum delay of 500  $\mu$ s (typ.) due to biasing of the flycap.

**CP\_VNEG\_SD\_DLY** Delay between the time when LCD\_EN signal is set LOW and the time when CP\_VNEG signal starts to rise. Delay can be adjusted with I<sup>2</sup>C register off delay bits CP\_VNEG\_SD\_DLY.

**LDO\_VPOS\_SD\_DLY** Delay between the time when LCD\_EN signal is set LOW and the time when LDO\_VPOS signal starts to fall. Delay can be adjusted with I<sup>2</sup>C register off delay bits LDO\_VPOS\_SD\_DLY.

**LDO\_OREF\_SD\_DLY** Delay between the time when LCD\_EN signal is set LOW and the time when LDO\_OREF signals start to fall. Delay can be adjusted with I<sup>2</sup>C register off delay bits LDO\_OREF\_SD\_DLY.

**LDO\_CONT\_SD\_DLY** After last of the LDO\_OREF, CP\_VNEG, or LDO\_VPOS shutdown time has ended LDO\_CONT signal starts to fall in case it is enabled.

#### 8.3.4.2.2 Special Conditions During Display Bias Power Sequencing

**Short nRST Condition During Shutdown Sequence** If nRST is logic LOW for longer than the deglitch time, all appropriate outputs are sequenced down completely. If nRST is toggled or is held at logic HIGH before the all outputs are shutdown, the shutdown sequencing continues to turn off all outputs and set all the internal registers to the default state. Note that if nRST is toggled or is held at logic HIGH *before* all outputs are shut down, and FLAG pin is configured as fault, there are small glitches in the FLAG line after nRST is set HIGH.

**Thermal Fault During Shutdown Sequence** A thermal fault, when the die temperature is greater than T<sub>SD</sub>, shuts down all outputs. When the die temperature drops by T<sub>SD(HYSTERESIS)</sub>, the outputs can be re-started by toggling LCD\_EN or the “LCD\_EN” bit of register 0x00.

**Backlight Sequence During LCD Bias Start-up Sequence** Backlight cannot be enabled before LCD bias start-up sequence is complete. If the backlight is enabled (via either the PWM or I<sup>2</sup>C register) before the LCD bias start-up sequence is complete, the backlight start-up sequence starts after LCD bias start-up sequence is complete.

#### 8.3.4.3 Active Discharge

An active discharge is implemented for each output rail (LDO\_OREF, LDO\_VPOS, LDO\_CONT and CP\_VNEG) with internal switch resistance. The discharge function is programmable by I<sup>2</sup>C interface and is triggered by LCD\_EN = “LOW”. During power-up, each output programmed to be actively discharged (at power-down) is actively discharged as long as it is not enabled internally.

#### 8.3.4.4 LCD Bias Protection

The LM3631 provides OVP that monitors the LCD Bias boost output voltage (V<sub>OUT</sub>) and protects BST\_OUT and BST\_SW from exceeding safe operating voltages. The OVP threshold can be set with the I<sup>2</sup>C register bits. If there is an LCD bias overvoltage fault, an LCD\_OVPFLT fault is set. The fault is cleared with the rising edge of LCD\_EN or an I<sup>2</sup>C write '1' to the LCD\_OVPFLT bit.

LDO\_VPOS has an OCP that limits the maximum current drawn to 200 mA (typ.). If the fault condition persists over 2 ms, the LCD is shut down according to the normal shutdown sequence, and an LDO\_VPOS\_FLT fault is set. The fault must be cleared to enable power; the fault is cleared with rising edge of LCD\_EN or an I<sup>2</sup>C write '1' to LDO\_VPOS\_FLT bit.

LDO\_OREF has OCP that limits the maximum current drawn to 80 mA (typ.). If the fault condition persists over 2 ms, the LCD is shut down according to the normal shutdown sequence, and an LDO\_OREF\_FLT fault is set. The fault must be cleared to enable powers; the fault is cleared with rising edge of LCD\_EN or I<sup>2</sup>C write '1' to LDO\_OREF\_FLT bit.

CP\_VNEG has a short-circuit and OVP feature, which monitors the charge-pump voltage.

- If the charge-pump voltage goes 250 mv (typ.) below its target set-point, the charge pump is shut down. If the OVP persists for 2 ms, all bias outputs are turned off following the normal shutdown sequence, and a NEG\_CP\_OVP fault is set. The fault must be cleared, to re-enable the outputs, with the rising edge of LCD\_EN or an I<sup>2</sup>C write '1' to NEG\_CP\_OVP bit.
- If the charge-pump voltage goes over –1 V, the charge pump is shut down, and a NEG\_CP\_SC fault gets set. The fault must be cleared, to re-enable the outputs, with rising edge of LCD\_EN or an I<sup>2</sup>C write '1' to NEG\_CP\_SC.

### 8.3.5 Display Controller Power ( $V_{LDO\_CONT}$ )

The LM3631 supports an additional regulated output  $V_{LDO\_CONT}$  which can supply, for example, the display's controller voltage. The LDO\_CONT has a 2-bit programmable range with 1.8-V, 2.3-V, 2.8-V and 3.3-V values and can supply up to 80 mA. This LDO is powered directly from  $V_{IN}$  voltage.

#### NOTE

When the LDO voltage is set to 2.8 V,  $V_{IN}$  voltage must be kept over 2.8 V to ensure LDO proper functionality. Similarly, when LDO voltage is set to 3.3 V, the battery voltage must be kept over 3.3 V to ensure LDO proper functionality.

LDO\_CONT has an OCP feature. If the OCP fault condition persists over 2 ms, a fault is set. LDO\_CONT limits the current. Fault is cleared with rising edge of LCD\_EN or an I<sup>2</sup>C write '1' to the LDO\_CONT\_FLT bit.

### 8.3.6 RESET Register

I<sup>2</sup>C register 0x14 is the register reset. Writing FFh into this register resets all I<sup>2</sup>C register values to default values. Default values are described in [Table 1](#).

### 8.3.7 nRST Input

The nRST input is a global hardware enable for the LM3631. This pin must be pulled to logic HIGH to enable the device and the I<sup>2</sup>C-compatible interface. This pin is high-impedance and cannot be left floating. When this pin is at logic LOW, the LM3631 is placed in shutdown, the I<sup>2</sup>C-compatible interface is disabled, and the internal registers are reset to their default state. It is recommended that  $V_{IN}$  has risen above a 2.7-V before setting nRST HIGH.

### 8.3.8 FLAG Pin

The FLAG pin can be used as an indicator to the application processor when the LM3631 encounters, for example, OVP. The fault conditions which set the FLAG pin to pull low can be programmed via I<sup>2</sup>C. Additionally, the power-good flag can be set to trigger from the flag for the bias voltages.

The FLAG pin is an open-drain output. When this pin is used, a pullup resistor is needed. If not used, this pin can be left floating.

**Table 8. FLAG Pin Configuration**

FLAG PIN CONFIGURATION BITS	FLAG PIN INFORMATION
00	Flag disabled, no flag indication
01	Power-Good state, selectable with Power-Good flag control bits (PG_FLAG_CTRL)
10	Backlight on state
11	Fault state

### 8.3.9 Power-Good Flag

The Power-Good flag can be used to indicate an application processor power-good situation of the bias voltages. The Power-Good flag information can be selected with Power-Good Flag control bits (PG\_FLAG\_CTRL). This information can be directed to the FLAG pin with FLAG pin configuration bits.

#### NOTE

When nRST is pulled low before the power sequence is complete, the Power-Good Flag indication is triggered even though the condition (described in [Table 9](#)) to trigger that the Power-Good flag is not fulfilled. When the Power-Good configuration is '00' (after last supply reaches target), LDO\_VPOS, CP\_VNEG, and LDO\_OREF all need to be enabled.



**Table 9. Power-Good Flag Configuration**

POWER-GOOD FLAG CONFIGURATION BITS	FLAG PIN INFORMATION DURING START-UP	FLAG PIN INFORMATION DURING SHUTDOWN
00	Power-Good bit set to '1' after last supply reaches target	Power-Good bit set to '0' after first supply falls below target
01	Power-Good bit set to '1' after LDO_VPOS reaches target	Power-Good bit set to '0' after LDO_VPOS falls below target
10	Power-Good bit set to '1' after CP_VNEG reaches target	Power-Good bit set to '0' after CP_VNEG falls below target
11	Power-Good bit set to '1' after LDO_OREF reaches target	Power-Good bit set to '0' after LDO_OREF falls below target

### 8.3.10 OTP\_SEL Pin

The OTP selection pin is dedicated for selection between two different default setups. Setting this pin to VBATT or GND selects the OTP from where the default setup is loaded. Note that this selection applies only for the backlight and LCD configuration registers (registers from 0x05h to 0x12h).

### 8.3.11 Thermal Shutdown

The LM3631 has Thermal Shutdown protection which shuts down the backlight, all bias voltage outputs and enters standby mode when the die temperature reaches or exceeds 140°C (typ.). When the die temperature falls below 120°C (typ.), the LM3631 comes out of standby. The I<sup>2</sup>C interface remains active during a Thermal Shutdown event. If a TSD fault occurs, TMPFLT fault is set — the fault is cleared by an I<sup>2</sup>C write '1' to TMPFLT bit or by setting LCD\_EN high.

### 8.3.12 Undervoltage Lockout

The LM3631 has an undervoltage lockout feature (UVLO), which indicates of the device operation at low input voltages. If the supply voltage  $V_{IN}$  is below the UVLO threshold, a UVLO fault is set. UVLO fault is cleared by an I<sup>2</sup>C write '1' to UVLO bit. UVLO does not shut down the outputs.

UVLO rising threshold is 2.6 V (typ.), and UVLO falling threshold is 2.5 V (typ.).

## 8.4 Device Functional Modes

### 8.4.1 Modes of Operation

**Shutdown:** The LM3631 is in shutdown when nRST pin is low.

**Standby:** After nRST pin is set high, and  $V_{IN}$  is over UVLO limit, the LM3631 goes into Standby mode. Before entering Standby mode, references and bias currents are enabled (bias delay typically 200  $\mu$ s), and registers are read from OTP (EPROM read delay typically 700  $\mu$ s). In Standby mode references and bias currents are enabled, and I<sup>2</sup>C writes are allowed. LCD powers, and backlight are disabled.

**Normal mode:** When LCD\_EN is set to high (pin or bit), the start-up sequence is started. During the start-up sequence LDO\_CONT, LCD Boost, and LCD bias powers are started. If the LDO\_CONT is disabled, the start-up sequence goes directly to LCD Boost start-up.

- LDO\_CONT start-up: LDO\_CONT is enabled. Programmable delay of 0 to 200 ms.
- LCD Boost start-up: LCD Boost is enabled. Waits until Boost output voltage is reached 90% of target value.
- LCD bias start-up enables, sequentially, LDO\_VPOS, CP\_VNEG, and LDO\_OREF according to start-up delay settings.

After the LCD bias start-up has completed, the LM3631 enters backlight start-up mode if BL\_EN bit is set to '1', and the PWM brightness value is different than 0. Even if the backlight is not enabled, LCD powers remains active. If the backlight is enabled, and BL\_EN bit is set to '0' or PWM brightness value is set to 0, backlight is disabled. LCD powers remains active.

If LCD\_EN is set to '0', the LM3631 shuts down backlight and bias powers and enters Standby mode. During power down the backlight is shut down first if it was enabled. After backlight shutdown is completed, the device enters LCD Bias shutdown. In LCD bias shutdown LDO\_VPOS, CP\_VNEG, and LDO\_OREF are shut down sequentially according to shutdown delay settings. After the LDO\_VPOS, CP\_VNEG, and LDO\_OREF shutdown sequence is complete, LCD Boost and LDO\_CONT (if it was enabled) are shut down. LDO\_CONT is shut down after adjustable delay (0 to 200 ms). Once LDO\_CONT has shut down, the LM3631 enters Standby mode.

In a fault situation (thermal, backlight boost short circuit, LDO\_OREF overcurrent, VPOS overcurrent, or CP short circuit), the device starts the shutdown sequence and enters Standby mode.

Device Functional Modes (continued)




Figure 51. Modes of Operations

## 8.5 Programming

### 8.5.1 I<sup>2</sup>C-Compatible Serial Bus Interface


#### 8.5.1.1 Interface Bus Overview

The I<sup>2</sup>C-compatible synchronous serial interface provides access to the programmable functions and registers on the device. This protocol uses a two-wire interface for bidirectional communications between the IC's connected to the bus. The two interface lines are the Serial Data Line (SDA) and the Serial Clock Line (SCL). These lines should be connected to a positive supply via a pull-up resistor and remain HIGH even when the bus is idle.

Every device on the bus is assigned a unique address and acts as either a Master or a Slave, depending whether it generates or receives the serial clock (SCL).


#### 8.5.1.2 Data Transactions

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (SCL). Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol permits a single data line to transfer both command/control information and data using the synchronous serial clock.



**Figure 52. Data Validity**

Each data transaction is composed of a Start Condition, a number of byte transfers (set by the software), and a Stop Condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow. The following sections provide further details of this process.



**Figure 53. Acknowledge Signal**

## Programming (continued)

The Master device on the bus always generates the Start and Stop Conditions (control codes). After a Start Condition is generated, the bus is considered busy, and it retains this status until a certain time after a Stop Condition is generated. A high-to-low transition of the data line (SDA) while the clock (SCL) is high indicates a Start Condition. A low-to-high transition of the SDA line while the SCL is high indicates a Stop Condition.




Figure 54. Start and Stop Conditions

In addition to the first Start Condition, a repeated Start Condition can be generated in the middle of a transaction. This allows another device to be accessed, or a register read cycle.

### 8.5.1.3 Acknowledge Cycle

The Acknowledge Cycle consists of two signals: the acknowledge clock pulse the master sends with each byte transferred, and the acknowledge signal sent by the receiving device.

The master generates the acknowledge clock pulse on the ninth clock pulse of the byte transfer. The transmitter releases the SDA line (permits it to go high) to allow the receiver to send the acknowledge signal. The receiver must pull down the SDA line during the acknowledge clock pulse and ensure that SDA remains low during the high period of the clock pulse, thus signaling the correct reception of the last data byte and its readiness to receive the next byte.

### 8.5.1.4 Acknowledge After Every Byte Rule

The master generates an acknowledge clock pulse after each byte transfer. The receiver sends an acknowledge signal after every byte received.

There is one exception to the “acknowledge after every byte” rule. When the master is the receiver, it must indicate to the transmitter an end of data by not-acknowledging (“negative acknowledge”) the last byte clocked out of the slave. This “negative acknowledge” still includes the acknowledge clock pulse (generated by the master), but the SDA line is not pulled down.

### 8.5.1.5 Addressing Transfer Formats

Each device on the bus has a unique slave address. The LM3631 operates as a slave device with the 7-bit address. If an 8-bit address is used for programming, the 8th bit is '1' for read and '0' for write. The 7-bit address for the LM3631 is 0x29.

Before any data is transmitted, the master transmits the address of the slave being addressed. The slave device should send an acknowledge signal on the SDA line, once it recognizes its address. The slave address is the first seven bits after a Start Condition. The direction of the data transfer (R/W) depends on the bit sent after the slave address — the eighth bit.

When the slave address is sent, each device in the system compares this slave address with its own. If there is a match, the device considers itself addressed and sends an acknowledge signal. Depending upon the state of the R/W bit (1:read, 0:write), the device acts as a transmitter or a receiver.




Figure 55. I<sup>2</sup>C Device Address

## Programming (continued)

### Control Register Write Cycle

- Master device generates start condition.
- Master device sends slave address (7 bits) and the data direction bit ( $r/w = 0$ ).
- Slave device sends acknowledge signal if the slave address is correct.
- Master sends control register address (8 bits).
- Slave sends acknowledge signal.
- Master sends data byte to be written to the addressed register.
- Slave sends acknowledge signal.
- If master sends further data bytes the control register address is incremented by one after acknowledge signal.
- Write cycle ends when the master creates stop condition.


### Control Register Read Cycle

- Master device generates a start condition.
- Master device sends slave address (7 bits) and the data direction bit ( $r/w = 0$ ).
- Slave device sends acknowledge signal if the slave address is correct.
- Master sends control register address (8 bits).
- Slave sends acknowledge signal
- Master device generates repeated start condition.
- Master sends the slave address (7 bits) and the data direction bit ( $r/w = 1$ ).
- Slave sends acknowledge signal if the slave address is correct.
- Slave sends data byte from addressed register.
- If the master device sends acknowledge signal, the control register address is incremented by one. Slave device sends data byte from addressed register.
- Read cycle ends when the master does not generate acknowledge signal after data byte and generates stop condition.

**Table 10. I<sup>2</sup>C Data Read/Write<sup>(1)</sup>**


	<b>ADDRESS MODE</b>
Data Read	<Start Condition> <Slave Address><r/w =0>[Ack] <Register Addr>[Ack] <Repeated Start Condition> <Slave Address><r/w = 1>[Ack] [Register Data]<Ack or NAck> ...additional reads from subsequent register address possible <Stop Condition>
Data Write	<Start Condition> <Slave Address><r/w = 0>[Ack] <Register Addr>[Ack] <Register Data>[Ack] ...additional writes to subsequent register address possible <Stop Condition>

(1) < > = Data from master, [ ] = Data from slave



**Figure 56. Register Write Format**

When a READ function is to be accomplished, a WRITE function must precede the READ function, as show in the Read Cycle waveform.



**Figure 57. Register Read Format**

**NOTE**

w = write (SDA = 0), r = read (SDA = 1), ack = acknowledge (SDA pulled down by either master or slave), rs = repeated start id = 7-bit chip address

## 8.6 Register Maps

**Table 11. Device Control Register (0x00)**

[Bit 7]	[Bit 6]	[Bit 5]	[Bit 4]	[Bit 3]	[Bit 2]	[Bit 1] LCD_EN	[Bit 0] BL_EN
Not Used	Not Used	Not Used	Not Used	Not Used	Not Used	0 = LCD disabled 1 = LCD enabled	0 = Backlight disabled 1 = Backlight enabled

**Table 12. LED Brightness Register LSB (0x01)**

[Bit 7]	[Bit 6]	[Bit 5]	[Bit 4]	[Bit 3]	[Bits 2:0] Brightness LSB
Not Used	Not Used	Not Used	Not Used	Not Used	BRT[2:0]. Lower 3 bits (LSB's) of brightness code. Concatenated with brightness bits in Register 0x02 (MSB).

**Table 13. LED Brightness Register MSB (0x02)**

[Bits 7:0] Brightness MSB
BRT[10:3]. Upper 8 bits (MSB's) of brightness code. Concatenated with brightness bits in Register 0x01 (LSB).

**Table 14. Faults Register (0x03)**

[Bit 7] BL_SCFLT	[Bit 6] TMPFLT	[Bit 5] BL_OCPFLT	[Bit 4] BL_OVPFLT	[Bit 3] LCD_OVPFLT	[Bit 2] LDO_OREF_FLT	[Bit 1] LDO_VPOS_FLT	[Bit 0] UVLO FLAG
0 = normal 1 = backlight short circuit condition	0 = normal 1 = device has hit thermal shutdown threshold	0 = normal 1 = fault, backlight boost current limit reached	0 = normal 1 = fault, backlight boost overvoltage protection limit reached	0 = normal 1 = fault, LCD boost overvoltage protection limit reached	0 = normal 1 = fault, LDO_OREF short circuit condition	0 = normal 1 = fault, LDO_VPOS short circuit condition	0 = normal 1 = UVLO event

**Table 15. Faults and Power-Good Register (0x04)**

[Bit 7]	[Bit 6]	[Bit 5]	[Bit 4]	[Bit 3] NEG_CP_SC	[Bit 2] NEG_CP_OVP	[Bit 1] LDO_CONT_FLT	[Bit 0] PG_FLAG
Not Used	Not Used	Not Used	Not Used	0 = normal 1 = fault, negative chargepump short circuit condition	0 = normal 1 = fault, negative chargepump overvoltage protection limit reached	0 = normal 1 = fault, LDO Controller current limit reached	Power-Good flag

**Table 16. Backlight Configuration (Auto Frequency Threshold) Register 1 (0x05)**

[Bits 7:0] AUTO_FREQ_THRES
<p>LED current threshold value. When the Auto Frequency Select Mode Bit is '1' (Bit[3] in register 0x07), the 8 bit code in this register (AUTOFREQ_THRESH) is compared against the MSB's of the I<sup>2</sup>C Brightness code (BRT [10:3]), and this comparison is used to determine whether the device operates in Low Frequency or High Frequency Mode.</p> <ol style="list-style-type: none"> <li>When BRT[10:3] &gt; AUTOFREQ_THRESH[7:0], the Boost Frequency Select Bit is automatically set to '1' forcing the device into High Frequency Mode.</li> <li>When BRT[10:3] ≤ AUTOFREQ_THRESH[7:0], the Boost Frequency Select Bit automatically set to '0' and the device operates in Low Frequency Mode.</li> </ol>



**Table 17. Backlight Configuration Register 2 (0x06)**

[Bit 7]	[Bit 6]	[Bit 5] LINEAR_MAP PER	[Bit 4]	[Bit 3] STRING_MOD E	[Bit 2] INDUCTOR	[Bits 1:0] PEAK_CURR_LIM
Not Used	Not Used	0= Exponential mapping in use 1 = Linear mapping in use	Not Used	0 = Both LED strings enabled 1 = Only LED string 1 enabled	0 = Inductor typical value = 22 $\mu$ H 1 = Inductor typical value = 10 $\mu$ H	00 = 600 mA 01 = 700 mA 10 = 800 mA 11 = 900 mA

**Table 18. Backlight Configuration Register 3 (0x07)**

[Bits 7:6] SEL_I	[Bits 5:4] SEL_P	[Bit 3] BL_AUTOFREQ	[Bits 2:1] BL_BST_OVP	[Bit 0] BL_BST_FREQ
Backlight boost compensator adjustment. Select value according to number of LEDs in LED string.	Backlight boost compensator adjustment. Select value according to inductor	0 = Manual frequency mode 1 = Auto frequency mode	Backlight Boost OVP target 00 = 17 V 01 = 21 V 10 = 25 V 11 = 29 V	Backlight Boost frequency 0 = 500 kHz 1 = 1 MHz

**Table 19. Backlight Configuration Register 4 (0x08)**

[Bit 7] PWM_EDGE_DET_SEL	[Bit 6] PWM POLARITY	[Bits 5:4] HYSTERESIS	[Bits 3:2] BRT_MODE	[Bit 1] EN_ADV_SLOPE	[Bit 0] DISABLE_DITHER
PWM edge detection selection 0 = PWM measured from rising edge 1 = PWM measured from falling edge	0 = PWM active polarity LOW 1 = PWM active polarity HIGH	PWM input hysteresis selection (change in 11-bit brightness) 00 = 0.05% shift causes change 01 = 0.1% shift causes change 10 = 0.2% shift causes change 11 = 0.4% shift causes change	Brightness mode selection 00 = I <sup>2</sup> C register used for brightness control 01 = PWM input duty cycle used for brightness control 10 = I <sup>2</sup> C code multiplied with PWM duty cycle before sloping 11 = Sloped I <sup>2</sup> C brightness code multiplied with PWM duty cycle	0 = Advanced slope disabled 1 = Advanced slope enabled	0 = Dither enabled 1 = Dither disabled

**Table 20. Backlight Configuration Register 5 (0x09)**

[Bits 7:4] SLOPE	[Bits 3:0] DITHER_FREQ_SEL
0000 = Slope function disabled, immediate brightness change 0001 = 1 ms 0010 = 2 ms 0011 = 5 ms 0100 = 10 ms 0101 = 20 ms 0110 = 50 ms 0111 = 100 ms 1000 = 250 ms 1001 = 500 ms 1010 = 750 ms 1011 = 1000 ms 1100 = 1500 ms 1101 = 2000 ms 1110 = 3000 ms 1111 = 4000 ms	Dithering frequency selection 0000 = 62.5 kHz 0001 = 31.3 kHz 0010 = 15.6 kHz 0011 = 7.8 kHz 0100 = 3.9 kHz 0101 = 1.95 kHz 0110 = 977 Hz 0111 = 488 Hz 1000 = 244 Hz 1001 = 122 Hz

**Table 21. LCD Configuration Register 1 (0x0A)**

[Bit 7]	[Bit 6] LDO_CONT_S D_PULLDN	[Bit 5] LDO_OREF_S D_PULLDN	[Bit 4] CP_VNEG_SD _PULLUP	[Bit 3] LDO_VPOS_S D_PULLDN	[Bit 2] LDO_VPOS_E N	[Bit 1] CP_VNEG_EN	[Bit 0] LDO_OREF_E N
Not Used	0 = LDO_CONT pull-down resistor disabled 1 = LDO_CONT pull-down resistor enabled	0 = LDO_OREF pull-down resistor disabled 1 = LDO_OREF pull-down resistor enabled	0 = CP_VNEG pull-up resistor disabled 1 = CP_VNEG pull-up resistor enabled	0 = LDO_VPOS pull-down resistor disabled 1 = LDO_VPOS pull-down resistor enabled	0 = LDO_VPOS disabled 1 = LDO_VPOS enabled	0 = CP_VNEG disabled 1 = CP_VNEG enabled	0 = LDO_OREF disabled 1 = LDO_OREF enabled

**Table 22. LCD Configuration Register 2 (LDO\_CONT) (0x0B)**

[Bit 7]	[Bits 6:4] LDO_CONT_SU_DELAY	[Bits 3:1] LDO_CONT_SD_DELAY	[Bit 0] LDO_CONT_E N
Not Used	LDO_CONT start-up delay 000 = 0 ms 001 = 2 ms 010 = 5 ms 011 = 10 ms 100 = 20 ms 101 = 50 ms 110 = 100 ms 111 = 200 ms	LDO_CONT shutdown delay 000 = 0 ms 001 = 2 ms 010 = 5 ms 011 = 10 ms 100 = 20 ms 101 = 50 ms 110 = 100 ms 111 = 200 ms	0 = LDO_CONT disabled 1 = LDO_CONT enabled

**Table 23. LCD Configuration Register 3 (0x0C)**

[Bits 7:6] LDO_CONT_VOUT	[Bits 5:0] LCD_BST_OUT
LDO_CONT output voltage 00 = 1.8 V 01 = 2.3 V 10 = 2.8 V 11 = 3.3 V	LCD Boost output voltage 000 000 = 4.50 V 000 001 = 4.55 V 000 010 = 4.60 V 000 011 = 4.65 V 000 100 = 4.70 V ... 010 111 = 5.65 V 011 000 = 5.70 V 011 001 = 5.75 V ... 100 001 = 6.15 V 100 010 = 6.20 V 100 011 = 6.25 V 100 100 = 6.30 V 100 101 = 6.35 V

**Table 24. LCD Configuration Register 4 (LDO\_VPOS) (0x0D)**

[Bit 7]	[Bit 6]	[Bits 5:0] LDO_VPOS_TARGET
Not Used	Not Used	000 000 = 4.00 V 000 001 = 4.05 V 000 010 = 4.10 V 000 011 = 4.15 V 000 100 = 4.20 V ... 011 011 = 5.35 V 011 100 = 5.40 V 011 101 = 5.45 V ... 100 100 = 5.80 V 100 101 = 5.85 V 100 110 = 5.90 V 100 111 = 5.95 V 101 000 = 6.00 V (6.00V is the maximum level regardless of the adjustment level above value '101 000')

**Table 25. LCD Configuration Register 5 (CP\_VNEG) (0x0E)**

[Bit 7]	[Bit 6]	[Bits 5:0] CP_VNEG_TARGET
Not Used	Not Used	000 000 = -4.00 V 000 001 = -4.05 V 000 010 = -4.10 V 000 011 = -4.15 V 000 100 = -4.20 V ... 011 011 = -5.35 V 011 100 = -5.40 V 011 101 = -5.45 V ... 100 100 = -5.80 V 100 101 = -5.85 V 100 110 = -5.90 V 100 111 = -5.95 V 101 000 = -6.00 V (-6.00V is the maximum level regardless of the adjustment level above value '101 000')

**Table 26. LCD Configuration Register 6 (LDO\_OREF) (0x0F)**

[Bit 7]	[Bit 6]	[Bits 5:0] LDO_OREF_TARGET
Not Used	Not Used	000 000 = 4.00 V 000 001 = 4.05 V 000 010 = 4.10 V 000 011 = 4.15 V 000 100 = 4.20 V ... 011 011 = 5.35 V 011 100 = 5.40 V 011 101 = 5.45 V ... 100 100 = 5.80 V 100 101 = 5.85 V 100 110 = 5.90 V 100 111 = 5.95 V 101 000 = 6.00 V (6.00V is the maximum level regardless of the adjustment level above value '101 000')

**Table 27. LCD Configuration Register 7 (LDO\_VPOS Sequence Control) (0x10)**

[Bits 7:4] LDO_VPOS START-UP DELAY	[Bits 3:0] LDO_VPOS SHUTDOWN DELAY
0000 = 0.0 ms	0000 = 0.0 ms
0001 = 1.0 ms	0001 = 1.0 ms
0010 = 2.0 ms	0010 = 2.0 ms
0011 = 3.0 ms	0011 = 3.0 ms
0100 = 4.0 ms	0100 = 4.0 ms
0101 = 5.0 ms	0101 = 5.0 ms
0110 = 6.0 ms	0110 = 6.0 ms
0111 = 7.0 ms	0111 = 7.0 ms
1000 = 8.0 ms	1000 = 8.0 ms
1001 = 9.0 ms	1001 = 9.0 ms
1010 = 10.0 ms	1010 = 10.0 ms
1011 = 11.0 ms	1011 = 11.0 ms
1100 = 12.0 ms	1100 = 12.0 ms
1101 = 13.0 ms	1101 = 13.0 ms
1110 = 14.0 ms	1110 = 14.0 ms
1111 = 15.0 ms	1111 = 15.0 ms

**Table 28. LCD Configuration Register 8 (CP\_VNEG Sequence Control) (0x11)**

[Bits 7:4] CP_VNEG START-UP DELAY (ms)	[Bits 3:0] CP_VNEG SHUTDOWN DELAY (ms)
0000 = 0.0 ms	0000 = 0.0 ms
0001 = 1.0 ms	0001 = 1.0 ms
0010 = 2.0 ms	0010 = 2.0 ms
0011 = 3.0 ms	0011 = 3.0 ms
0100 = 4.0 ms	0100 = 4.0 ms
0101 = 5.0 ms	0101 = 5.0 ms
0110 = 6.0 ms	0110 = 6.0 ms
0111 = 7.0 ms	0111 = 7.0 ms
1000 = 8.0 ms	1000 = 8.0 ms
1001 = 9.0 ms	1001 = 9.0 ms
1010 = 10.0 ms	1010 = 10.0 ms
1011 = 11.0 ms	1011 = 11.0 ms
1100 = 12.0 ms	1100 = 12.0 ms
1101 = 13.0 ms	1101 = 13.0 ms
1110 = 14.0 ms	1110 = 14.0 ms
1111 = 15.0 ms	1111 = 15.0 ms

**Table 29. LCD Configuration Register 9 (LDO\_OREF Sequence Control) (0x12)**

[Bits 7:4] LDO_OREF START-UP DELAY	[Bits 3:0] LDO_OREF SHUTDOWN DELAY
0000 = 0.0 ms	0000 = 0.0 ms
0001 = 1.0 ms	0001 = 1.0 ms
0010 = 2.0 ms	0010 = 2.0 ms
0011 = 3.0 ms	0011 = 3.0 ms
0100 = 4.0 ms	0100 = 4.0 ms
0101 = 5.0 ms	0101 = 5.0 ms
0110 = 6.0 ms	0110 = 6.0 ms
0111 = 7.0 ms	0111 = 7.0 ms
1000 = 8.0 ms	1000 = 8.0 ms
1001 = 9.0 ms	1001 = 9.0 ms
1010 = 10.0 ms	1010 = 10.0 ms
1011 = 11.0 ms	1011 = 11.0 ms
1100 = 12.0 ms	1100 = 12.0 ms
1101 = 13.0 ms	1101 = 13.0 ms
1110 = 14.0 ms	1110 = 14.0 ms
1111 = 15.0 ms	1111 = 15.0 ms

**Table 30. FLAG Configuration Register (0x13)**

[Bit 7]	[Bit 6]	[Bit 5]	[Bit 4] FLAG_PIN_POLARITY	[Bits 3:2] PG_FLAG_CTRL	[Bits 1:0] PG_FLAG_CONFIG
Not Used	Not Used	Not Used	0 =FLAG pin active polarity LOW 1 = FLAG pin active polarity HIGH	00 = Power-Good set after last supply reaches target 01 = Power-Good set after LDO_VPOS 10 = Power-Good set after CP_VNEG 11 = Power-Good set after LDO_OREF	00 = FLAG disabled, no flag indication 01 = Power-Good state, selectable with PG_FLAG_CTRL bits 10 = Backlight ON state 11 = Fault state

**Table 31. BOOT/RESET Register (0x14)**

[Bit 7:0] BOOT
Write FFh to set all I <sup>2</sup> C registers to RESET value

**Table 32. Revision Register (0x16)**

[Bit 7:6] DIE TRACEABILITY	[Bit 5:3] OTP REVISION	[Bit 2:0] DEVICE REVISION
Die Traceability Information	Device OTP Revision Information	Device Revision Information

## 9 Application and Implementation

### 9.1 Application Information

The LM3631 integrates an LCD backlight driver and LCD positive and negative bias voltage supplies into a single device. The backlight boost converter generates the high voltage required for the LEDs. The LM3631 can drive one or two LED strings with 4 to 8 white LEDs per string. Positive and negative bias voltages are post-regulated from the LCD bias boost output voltage. In addition, for the LCD bias voltages, the device has two programmable LDO regulator outputs which can be used to the power display controller, the LCD gamma reference, or any additional peripherals within output-current capability.

LDC bias voltages can be used without the backlight. Pulling LCD\_EN high starts the LCD bias boost regulator. Once the LCD bias boost regulator has started up all voltage outputs can be enabled individually. The LM3631 can also be programmed to enable any voltage outputs automatically per a preset start-up sequence. The backlight cannot be enabled until enabled bias voltages have settled.

### 9.2 Typical Application




Figure 58. Typical Application Schematic

## Typical Application (continued)

### 9.2.1 Design Requirements

Example requirements based on default register values (OTP\_SEL = 1):

DESIGN PARAMETER	EXAMPLE VALUE
Input Voltage Range	2.7 V to 4.5 V (Single Li-Ion cell battery)
Brightness Control	I <sup>2</sup> C Register
LED Configuration	2 parallel, 6 series
LED Current	max 25 mA / string
Backlight Boost maximum voltage	28 V
Backlight boost SW frequency	1MHz
Backlight Boost inductor	10- $\mu$ H, 900-mA saturation current
LCD boost output voltage	5.9 V
V <sub>NEG</sub> output voltage	-5.4 V
V <sub>POS</sub> output voltage	5.4 V
V <sub>OREF</sub> output voltage	5.6 V
V <sub>CONT</sub> output voltage	1.8 V
LCD Boost inductor	1.5- $\mu$ H, 1-A saturation current

### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 External Components

Table 33 shows examples of external components for the LM3631. Small 100-pF ceramic capacitors parallel with boost-converter-output capacitors are optional and are used to reduce high-frequency noise generated by the boost converters. Boost-converter dual-output capacitors can be replaced with a single capacitor of higher output capacitance as long as the minimum effective capacitance requirement is met. DC bias effect of the ceramic capacitors must be taken into consideration when choosing the output capacitors. This is especially true for the high output-voltage backlight-boost converter.

**Table 33. Recommended External Components**

DESIGNATOR (Figure 58)	DESCRIPTION	VALUE	EXAMPLE	NOTE
C1, C4, C8, C10, C11, C12, C13, C14	Ceramic capacitor	10 $\mu$ F, 10V or 16V	EMK107BBJ106MA-T	
C2, C3, C5	Ceramic capacitor	0.1 $\mu$ F, 10V	GRM188R71H104KA93D	
C6	Ceramic capacitor	2.2 $\mu$ F, 35V or 50V	C2012X5R1H225K	
C7, C9	Ceramic capacitor	100 pF, 50V	06035A101JAT2A	Optional, only for HF interference reduction.
L1	Inductor	22 or 10 $\mu$ H, 900mA	VLF403210MT-100M or 1235AS- H-220M	
L2	Inductor	1.5 $\mu$ H	DFE252010R-H-1R5M	
D1	Schottky diode	40V, 200mA	NSR0240P2T5G	

#### 9.2.2.2 Inductor Selection

Both of the LM3631 boost converters are internally compensated. The compensation parameters of the LCD bias boost converter are fixed and set for a 1.5- $\mu$ H inductor. The backlight boost converter has a selection bit to choose between 10- $\mu$ H or 22- $\mu$ H inductors. The inductor typical inductance is selected with the INDUCTOR bit (Register 0x06, bit 2). Effective inductance of the inductors should be  $\pm$ 20%.

There are two main considerations when choosing an inductor: the inductor should not saturate, and the inductor current ripple should be small enough to achieve the desired output voltage ripple. Different saturation current rating specifications are followed by different manufacturers so attention must be given to details. Saturation current ratings are typically specified at 25°C. However, ratings at the maximum ambient temperature of application should be requested from the manufacturer. The saturation current should be greater than the sum of the maximum load current and the worst-case average-to-peak inductor current. The equation below shows the worst case conditions.

$$I_{SAT} > \frac{I_{OUTMAX}}{D'} + I_{RIPPLE}$$

$$\text{Where } I_{RIPPLE} = \frac{(V_{OUT} - V_{IN})}{(2 \times L \times f)} \times \frac{V_{IN}}{V_{OUT}}$$

$$\text{Where } D = \frac{(V_{OUT} - V_{IN})}{V_{OUT}} \quad \text{and } D' = (1 - D)$$

where

- $I_{RIPPLE}$  = peak inductor current
- $I_{OUTMAX}$  = maximum load current
- $V_{IN}$  = minimum input voltage in application
- $L$  = minimum inductor value including worst case tolerances
- $f$  = minimum switching frequency
- $V_{OUT}$  = output voltage

(7)

As a result the inductor should be selected according to the  $I_{SAT}$ . A more conservative and recommended approach is to choose an inductor that has a saturation current rating greater than the maximum current limit. The inductor's resistance should be kept small for good efficiency.

See detailed information in "Understanding Boost Power Stages in Switch Mode Power Supplies" <http://focus.ti.com/lit/an/slva061/slva061.pdf>. "Power Stage Designer™ Tools" can be used for the boost calculation: <http://www.ti.com/tool/powerstage-designer>.

### 9.2.2.3 Boost Output Capacitor Selection

Two 2.2- $\mu$ F capacitors are recommended for the backlight boost converter output capacitors. A single 2.2- $\mu$ F capacitor can be used for reducing solution size as long as the effective output capacitance is higher than 1  $\mu$ F. A high-quality ceramic type X5R or X7R is recommended. Voltage rating must be greater than the maximum output voltage that is used.

For the LCD-bias-boost output two 10- $\mu$ F capacitors are recommended. A high-quality ceramic type X5R or X7R is recommended. Voltage rating must be greater than the maximum output voltage that is used.

The DC-bias effect of the capacitors must be taken into consideration when selecting the output capacitors. The effective capacitance of a ceramic capacitor can drop down to less than 10% with maximum rated DC bias voltage depending on capacitor type. Note that with a same voltage applied, the capacitors with higher voltage rating suffer less from the DC-bias effect than capacitors with lower voltage rating.

### 9.2.2.4 Backlight Boost Diode Selection

A Schottky diode should be used for the output diode. Peak repetitive current should be greater than inductor peak current to ensure reliable operation. Average current rating should be greater than the maximum output current. Reverse breakdown voltage of the Schottky diode should be significantly larger than the maximum output voltage.

### 9.2.2.5 Charge Pump Capacitor Selection

Voltage ratings for the flying capacitor and output capacitor must be higher than the maximum output voltage. Ceramic X5R/X7R capacitors are recommended. 10-V voltage rating and 10  $\mu$ F capacitors are recommended for both.



### 9.2.2.6 LDO Output Capacitor Selection

Voltage ratings for the LDO output capacitors must be higher than the maximum output voltage. Ceramic X5R/X7R capacitors are recommended. 10-V voltage rating and 10- $\mu$ F capacitors are recommended for all.

### 9.2.3 Application Curves

Figure 59 and Figure 60 show typical backlight start-up and shutdown curves using the LCD\_EN pin control.





Figure 61 and Figure 62 show the default start-up and shutdown waveforms with OTP\_SEL = GND. LDO\_CONT pulldown is disabled by default causing  $V_{CONT}$  to float after shutdown.



## 10 Power Supply Recommendations

The LM3631 is designed to operate from an input voltage supply range between 2.7 V and 5 V. This input supply must be well regulated and capable to supply the required input current. If the input supply is located far from the LM3631 additional bulk capacitance may be required in addition to the ceramic bypass capacitors.

## 11 Layout


### 11.1 Layout Guidelines

- Place the boost converters output capacitors as close to the output voltage and GND pins as possible.
- Minimize the boost converter switching loops by placing the input capacitors and inductors close to GND and switch pins.
- If possible, route the switching loops on top layer only. For best efficiency, try to minimize copper on the

### Layout Guidelines (continued)

- switch node to minimize switch pin parasitic capacitance while preserving adequate routing width.
- VIN input voltage pin needs to be bypassed to ground with a low-ESR bypass capacitor. Place the capacitor as close to VIN pin as possible
- Place the output capacitors of the LDOs as close to output pins as possible. Also place the charge pump flying capacitor and output capacitor close to respective pins.
- Route the internal pins on the second layer. Use offset micro vias to go from top layer to mid layer1. Avoid routing the signal traces directly under the switching loops of the boost converters.

### 11.2 Layout Example



## 12 Device and Documentation Support

### 12.1 Device Support

#### 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 12.2 Trademarks

All trademarks are the property of their respective owners.

### 12.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM3631YFFR	ACTIVE	DSBGA	YFF	24	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LM3631	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3631YFFR	DSBGA	YFF	24	3000	180.0	8.4	2.1	2.76	0.81	4.0	8.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3631YFFR	DSBGA	YFF	24	3000	182.0	182.0	20.0

YFF (R-XBGA-N24)

DIE-SIZE BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  
 B. This drawing is subject to change without notice.  
 C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated