

LM63460-Q1 3V ~ 36V、6A 車載用、同期整流降圧 DC/DC コンバータ、可変スイッチング周波数、高信頼性と低 EMI に最適化

1 特長

- 車載アプリケーション向けに AEC-Q100 認定済み
 - デバイス温度グレード 1: 動作時周囲温度範囲: $-40^{\circ}\text{C} \sim +125^{\circ}\text{C}$
- 機能安全対応
 - 機能安全システム設計に役立つ資料を利用可能
- 多用途な同期整流降圧 DC/DC コンバータ
 - 3V ~ 36V の広い入力電圧範囲、最大 42V の負荷ダンプ過渡に対応
 - 出力電圧: 精度 1% で可変 (1V から V_{IN} の 95% まで)
 - 最大接合部温度: 150°C
 - RT ピンまたは SYNC 信号を使用した 200kHz ~ 2.2MHz の範囲の可変周波数
- 隣接ピン短絡テストのために最適化されたピン配置設計と空間距離により信頼性向上
- 低 EMI 要件に対して最適化
 - デュアル入力バスを備えた Enhanced HotRod™ QFN パッケージによりスイッチ・ノードのリンギングを低減
 - 拡散スペクトラム周波数変調
 - 軽負荷時に FPWM または PFM モードを選択可能
- 負荷範囲全体での高効率の実現
 - 92.5% の効率 ($V_{\text{IN}} = 13.5\text{V}$ 、 $V_{\text{OUT}} = 5\text{V}$ 、6A、2.1MHz)
 - 無負荷時入力電流: $V_{\text{OUT}} = 3.3\text{V}$ で $7\mu\text{A}$ (標準値)
 - シャットダウン時静止電流: $0.6\mu\text{A}$ (標準値)
 - 6A 負荷でのドロップアウト電圧: 0.6V (標準値)
 - 外部バイアス・オプションによる効率向上
- WEBENCH® Power Designer により、LM63460-Q1 を使用するカスタム・レギュレータ設計を作成

2 アプリケーション

- 車載用インフォテインメントおよびクラスター: ヘッド・ユニット、メディア・ハブ、USB 充電、ディスプレイ
- 車載用 ADAS およびボディ・エレクトロニクス

3 概要

LM63460-Q1 は、非常に優れた効率と非常に低い I_{Q} を備えた車載用同期整流降圧 DC/DC コンバータのファミリーに属しています。ハイサイドおよびローサイド MOSFET を内蔵しているため、3V ~ 36V という広い入力電圧範囲にわたって最大 6A の出力電流が供給されます。42V までの負荷ダンプ過渡に対応しており、このコンバータは、ドロップアウトからのソフト回復を実装しているため、出力のオーバーシュートを除去できます。

LM63460-Q1 は、さまざまな機能を搭載することにより非常に優れた EMI 性能を実現しています。その機能の例としては、スペクトラム拡散周波数変調、スイッチ・ノードのリンギングを緩和する低 EMI の Enhanced HotRod QFN パッケージ、理想的な入力コンデンサ配置に適した対称型ピン配置があります。アプリケーションの要件に基づいて効率や設計サイズを最適化すると同時に、ノイズの影響を受けやすい周波数帯を避けるため、スイッチング周波数は 200kHz ~ 2.2MHz の範囲で設定可能です。


PFM モードでは、軽負荷動作時の周波数フォールドバックが可能であり、わずか $7\mu\text{A}$ (標準値) の無負荷時消費電流、および軽負荷時の効率向上を実現できます。PWM モードと PFM モードの間のシームレスな移行、小さな MOSFET オン抵抗、外部バイアス入力により、負荷範囲全体にわたって非常に優れた効率および熱性能が得られます。パッケージには、重要な電源ピンの間に複数の NC ピンが配置されており、これによって故障モード影響解析 (FMEA) の結果が改善されます。

パッケージ情報


部品番号	パッケージ (1)	パッケージ・サイズ (2)
LM63460-Q1	RYF (VQFN, 22)	3.50mm × 4.00mm

- 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。
- パッケージ・サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。





代表的な回路図



効率プロット、V_{OUT} = 5V、f_{SW} = 2.1MHz

Table of Contents

<p>1 特長..... 1</p> <p>2 アプリケーション..... 1</p> <p>3 概要..... 1</p> <p>4 Revision History..... 3</p> <p>5 Device Comparison Table..... 4</p> <p>6 Pin Configuration and Functions..... 5</p> <p> 6.1 Wettable Flanks..... 6</p> <p> 6.2 Pinout Design for Clearance and FMEA..... 6</p> <p>7 Specifications..... 7</p> <p> 7.1 Absolute Maximum Ratings..... 7</p> <p> 7.2 ESD Ratings..... 7</p> <p> 7.3 Recommended Operating Conditions..... 7</p> <p> 7.4 Thermal Information..... 8</p> <p> 7.5 Electrical Characteristics..... 8</p> <p> 7.6 Timing Characteristics..... 11</p> <p> 7.7 Systems Characteristics..... 12</p> <p> 7.8 Typical Characteristics..... 13</p> <p>8 Detailed Description..... 15</p> <p> 8.1 Overview..... 15</p>	<p> 8.2 Functional Block Diagram..... 16</p> <p> 8.3 Feature Description..... 17</p> <p> 8.4 Device Functional Modes..... 25</p> <p>9 Application and Implementation..... 30</p> <p> 9.1 Application Information..... 30</p> <p> 9.2 Typical Applications..... 30</p> <p> 9.3 Power Supply Recommendations..... 44</p> <p> 9.4 Layout..... 45</p> <p>10 Device and Documentation Support..... 48</p> <p> 10.1 Device Support..... 48</p> <p> 10.2 Documentation Support..... 49</p> <p> 10.3 ドキュメントの更新通知を受け取る方法..... 49</p> <p> 10.4 サポート・リソース..... 49</p> <p> 10.5 Trademarks..... 49</p> <p> 10.6 静電気放電に関する注意事項..... 50</p> <p> 10.7 用語集..... 50</p> <p>11 Mechanical, Packaging, and Orderable Information..... 50</p>
--	--

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (October 2022) to Revision B (October 2023)	Page
• パッケージ情報 を更新	1
• Updated Device Comparison Table	4

Changes from Revision * (December 2021) to Revision A (October 2022)	Page
• デバイスのステータスを「事前情報」から「量産データ」に変更.....	1

5 Device Comparison Table

DEVICE	ORDERABLE PART NUMBER	OUTPUT VOLTAGE	SPREAD SPECTRUM	LIGHT-LOAD MODE	SWITCHING FREQUENCY	TEST TEMPERATURES
LM63460-Q1	LM63460AASQRYFRQ1	Adjustable	On	AUTO	Adjustable	Standard
	LM63460AFSQRYFRQ1	Adjustable	On	FPWM	Adjustable	Standard
LM64460-Q1	LM64460APPQRYFRQ1	Adjustable	Pin selectable	Pin selectable	2.1 MHz	Standard
	LM64460APPSRYFRQ1	Adjustable	Pin selectable	Pin selectable	2.1 MHz	Tri-temperature
	LM64460BPPQRYFRQ1	3.3 V	Pin selectable	Pin selectable	2.1 MHz	Standard
	LM64460CPPQRYFRQ1	5 V	Pin selectable	Pin selectable	2.1 MHz	Standard

6 Pin Configuration and Functions




図 6-1. 22-Pin Enhanced HotRod™ QFN RYF Package (Top View)

表 6-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
CBOOT	1	P	High-side driver supply rail. Connect a 100-nF capacitor between SW and CBOOT. An internal bootstrap diode connects to VCC and allows the bootstrap capacitor to charge when SW is low.
NC	2	—	No internal connection
BIAS	3	P	Input to the internal LDO. Connect to the output voltage point to improve efficiency. Connect an optional high-quality 0.1-μF to 1-μF capacitor from this pin to GND for improved noise immunity. If the output voltage is above 12 V, connect BIAS to GND.
VCC	4	O	Internal LDO output. VCC supplies the internal control circuits. Do not connect to any external loads. Connect a high-quality 1-μF capacitor from VCC to GND.
FB	5	I	Output voltage feedback input to the internal control loop. Connect to the output voltage sense point for fixed 3.3-V or 5-V output voltage settings. Connect to a feedback divider tap point to set an adjustable output voltage. Do not float or connect to GND.
PGOOD	6	O	Open-drain power-good status indicator output. Pull up PGOOD to a suitable voltage supply through a current-limiting resistor. High = power OK, low = fault. The PGOOD output goes low when EN = low, $V_{IN} > 1$ V.
RT	7	I/O	Connect a resistor from RT to GND with a value between 5.76 kΩ and 66.5 kΩ to set the switching frequency between 200 kHz and 2.2 MHz. Do not float or connect directly to GND.
EN/SYNC	8	I	Precision enable input. High = on, Low = off. EN/SYNC can be connected to VIN. Precision enable allows this pin to be used as an adjustable input voltage UVLO. See Precision Enable and Input Voltage UVLO (EN) . Do not float. EN/SYNC also functions as a synchronization input pin, triggering on the rising edge of the external clock signal. Use a capacitor to AC couple the clock signal to EN/SYNC. When synchronized to an external clock, the converter operates in FPWM mode and disables the PFM light-load mode. See セクション 8.3.5 .
NC	9	—	No internal connection
VIN2	10	P	Input supply to the converter. Connect a high-quality bypass capacitor or capacitors from this pin to PGND2. A low-impedance connection must be provided to VIN1.
NC	11	—	No internal connection
PGND2	12	G	Power-ground connection to the internal low-side MOSFET. Connect to system ground. A low-impedance connection must be provided to PGND1. Connect a high-quality bypass capacitor or capacitors from this pin to VIN2.
NC	13	—	No internal connection

表 6-1. Pin Functions (続き)

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
SW1	14	P	Switch node of the converter. Connect to the output inductor.
SW2	15		
SW3	16		
NC	17	—	No internal connection
PGND1	18	G	Power ground to the internal low-side MOSFET. Connect to system ground. A low-impedance connection must be provided to PGND2. Connect a high-quality bypass capacitor or capacitors from this pin to VIN1.
NC	19	—	No internal connection
VIN1	20	P	Input supply to the converter. Connect a high-quality bypass capacitor or capacitors from this pin to PGND1. A low-impedance connection must be provided to VIN2.
NC	21	—	No internal connection
SW4	22	P	Switch node of the converter. Connect to the bootstrap capacitor.
GND	–	G	Exposed pad of the package internally connected to ground. The exposed pad must be connected to the PCB inner-layer system ground plane or planes using numerous thermal vias to reduce thermal impedance. See Layout Guidelines .

(1) P = Power, G = Ground, I = Input, O = Output

6.1 Wettable Flanks

100% automated visual inspection (AVI) post-assembly is typically required to meet requirements for high reliability and robustness. Standard quad-flat no-lead (VQFN) packages do not have solderable or exposed pins and terminals that are easily viewed. Therefore, visually determining whether or not the package is successfully soldered onto the printed-circuit board (PCB) is difficult. The wettable-flank process was developed to resolve the issue of side-lead wetting of leadless packaging. The LM63460-Q1 is assembled using a 22-pin Enhanced HotRod QFN package with wettable flanks to provide a visual indicator of solderability, which reduces the inspection time and manufacturing costs.

6.2 Pinout Design for Clearance and FMEA

The LM63460-Q1 has a carefully designed pinout arrangement that provides additional clearance spacing between high-voltage pins (VIN, SW, and CBOOT) and nearby low-voltage pins (such as PGND). Moreover, the LM63460-Q1 pinout is designed for critical automotive applications requiring [functional safety system design](#) with stricter reliability and higher durability. In terms of pin FMEA (failure mode effects analysis), the typical failure scenarios considered include short circuit to ground, short circuit to input supply (VIN), short circuit to a neighboring pin, and if a pin is left open circuit. These faults are considered as applied externally to the IC and therefore are board-level failures rather than IC-level reliability failures. Example sources of such faults are stray conductive filaments causing pin-to-pin shorts or a board manufacturing defect causing an open-circuit track.

7 Specifications

7.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range of -40°C to $+150^{\circ}\text{C}$ (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input Voltage	VIN1, VIN2 to PGND1, PGND2	-0.3	42	V
	CBOOT to SW	-0.3	5.5	V
	BIAS to PGND1, PGND2	-0.3	16	V
	EN/SYNC to PGND1, PGND2	-0.3	42	V
	RT to PGND1, PGND2	-0.3	5.5	V
	FB to PGND1, PGND2	-0.3	16	V
	PGOOD to PGND1, PGND2	0	20	V
Output Voltage	SW to PGND1, PGND2 ⁽²⁾	-0.3	$V_{IN} + 0.3$	V
	VCC to PGND1, PGND2	-0.3	5.5	V
Current	PGOOD sink current		10	mA
T_J	Junction temperature	-40	150	$^{\circ}\text{C}$
T_{stg}	Storage temperature	-40	150	$^{\circ}\text{C}$

- (1) Operation outside the Absolute Maximum Ratings can cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under [Recommended Operating Conditions](#). If used outside the [Recommended Operating Conditions](#) but within the Absolute Maximum Ratings, the device can not be fully functional, and this can affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) A voltage of 2 V below PGND and 2 V above V_{IN} can appear on this pin for ≤ 200 ns with a duty cycle of $\leq 0.01\%$.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾ Device HBM Classification Level 2	± 2000	V
		Charged device model (CDM), per AEC Q100-011 Device CDM Classification Level C5	± 750	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of -40°C to 150°C (unless otherwise noted)⁽¹⁾

		MIN	NOM	MAX	UNIT
Input voltage	Input voltage range after start-up	3		36	V
Input voltage	BIAS pin operating voltage			12	V
Output voltage	Output voltage range for adjustable version ⁽²⁾	1		$0.95 \cdot V_{IN}$	V
Frequency	Frequency adjustment range	200		2200	kHz
Sync frequency	Synchronization frequency range	200		2200	kHz
Load current	Output DC current range ⁽³⁾	0		6	A
Temperature	Operating junction temperature T_J range	-40		150	$^{\circ}\text{C}$

- (1) Recommended operating conditions indicate conditions for which the device is intended to be functional. For detailed specifications and conditions, see [Electrical Characteristics](#) table.
- (2) Under no conditions must the output voltage be allowed to fall below zero volts.
- (3) Maximum continuous DC current can be derated when operating with high switching frequency and/or high ambient temperature. See [Application Information](#) for details.

7.4 Thermal Information

The value of $R_{\theta JA}$ given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD 51-7 and simulated on a 4-layer JEDEC board. They do not represent the performance obtained in an actual application. For example, the EVM for this device achieves an $R_{\theta JA}$ of 23.5°C/W.

THERMAL METRIC ⁽¹⁾		LM63460-Q1	UNIT
		RYF (VQFN)	
		22 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (LM63460-Q1 EVM) ⁽³⁾	23.5	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance (JESD 51-7) ⁽²⁾	38.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	30.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	8.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	8.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	8.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).
- (2) The value of $R_{\theta JA}$ given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD 51-7 and simulated on a 4-layer JEDEC board. They do not represent the performance obtained in an actual application.
- (3) Refer to the [LM63460-Q1 EVM User's Guide](#) for board layout and additional information. For thermal design information please see the [Application Information](#) section.

7.5 Electrical Characteristics

Limits apply over the recommended operating junction temperature range of –40°C to +150°C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^\circ\text{C}$, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: $V_{IN} = 13.5\text{ V}$. V_{IN1} shorted to $V_{IN2} = V_{IN}$. V_{OUT} is the converter output voltage.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE AND CURRENT						
$V_{IN_OPERATE}$	Input operating voltage ⁽¹⁾	Needed to start up	3.95			V
		Once operating	3.0			
$V_{IN_OPERATE_H}$	Hysteresis ⁽¹⁾			1		V
I_{Q_VIN}	Operating quiescent current (not switching) ⁽²⁾	$V_{FB} = +5\%$, $V_{BIAS} = 5\text{ V}$, $V_{OUT} = 5\text{ V}$		9	18	μA
I_Q	Operating quiescent current (not switching); measured at VIN pin ⁽³⁾	$V_{FB} = +5\%$, $V_{BIAS} = 5\text{ V}$		0.6	6	μA
I_{BIAS}	Current into BIAS pin (not switching, maximum at $T_J = 125^\circ\text{C}$) ⁽³⁾	$V_{FB} = +5\%$, $V_{BIAS} = 5\text{ V}$, AUTO mode		24	31.2	μA
I_{SD}	Shutdown quiescent current; measured at VIN pin	$V_{EN} = 0\text{ V}$, $T_J = 25^\circ\text{C}$		0.6	6	μA
ENABLE						
V_{EN_TH}	Enable input threshold voltage (rising)			1.263		V
V_{EN_ACC}	Enable input threshold voltage – rising deviation from typical		–5%		5%	
V_{EN_HYST}	Enable threshold hysteresis as percentage of V_{EN_TH} (typical)		24%	28%	32%	
V_{EN_WAKE}	Enable wake-up threshold		0.4			V
I_{EN}	Enable pin input current	$V_{IN} = V_{EN} = 13.5\text{ V}$		2.3		nA
$V_{EN_SYNC_E}$	Use this edge height to sync using EN/SYNC pin	Rise/fall time < 30 ns		2.4		V

7.5 Electrical Characteristics (続き)

Limits apply over the recommended operating junction temperature range of -40°C to $+150^{\circ}\text{C}$, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}\text{C}$, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: $V_{IN} = 13.5\text{ V}$. V_{IN1} shorted to $V_{IN2} = V_{IN}$. V_{OUT} is the converter output voltage.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
LDO AND VCC						
V_{CC}	Internal V_{CC} voltage	$V_{BIAS} > 3.4\text{ V}$, CCM operation ⁽¹⁾		3.3		V
		$V_{BIAS} = 3.1\text{ V}$, non-switching		3.1		
$V_{CC-UVLO}$	Internal V_{CC} undervoltage lockout	V_{CC} rising undervoltage threshold		3.6		V
$V_{CC-UVLO-HYST}$	Internal V_{CC} undervoltage lockout hysteresis	Hysteresis below $V_{CC-UVLO}$		1.1		V
FEEDBACK						
V_{FB_acc}	Initial reference voltage accuracy	$V_{IN} = 3.3\text{ V}$ to 36 V , $T_J = 25^{\circ}\text{C}$, FPWM mode	-1%		1%	
I_{FB}	Input current from FB to GND	Adjustable versions only, $V_{FB} = 1\text{ V}$		1	50	nA
OSCILLATOR						
f_{ADJ}	Minimum adjustable frequency by RT pin	$R_{RT} = 66.5\text{ k}\Omega$	0.18	0.2	0.22	MHz
	Adjustable frequency by RT pin with 400-kHz setting	$R_{RT} = 33.2\text{ k}\Omega$	0.36	0.4	0.44	MHz
	Maximum adjustable frequency by RT pin	$R_{RT} = 5.76\text{ k}\Omega$	1.98	2.2	2.42	MHz
f_{S_SS}	Frequency span of spread spectrum operation – largest deviation from center frequency	Spread spectrum active		2%		
f_{PSS}	Spread spectrum pattern frequency ⁽¹⁾	Spread spectrum active, $f_{SW} = 2.1\text{ MHz}$			1.5	Hz
MOSFETS						
$R_{DS(on)HS}$	Power switch on-resistance	High-side MOSFET $R_{DS(on)}$		41	82	m Ω
$R_{DS(on)LS}$	Power switch on-resistance	Low-side MOSFET $R_{DS(on)}$		21	45	m Ω
$V_{BOOT-UVLO}$	Voltage on CBOOT relative to SW that turns off the high-side switch			2.1		V
CURRENT LIMITS						
I_{L-HS}	High-side switch current limit ⁽⁴⁾	Duty cycle approaches 0%	8.9	10.3	11.5	A
I_{L-LS}	Low-side switch current limit		6.1	7.1	8.1	A
I_{L-ZC}	Zero-cross current limit. Positive current direction is out of the SW pin	AUTO mode, static measurement		0.25		A
I_{L-NEG}	Negative current limit. Positive current direction is out of the SW pin	FPWM operation		-3		A
$I_{PK_MIN_0}$	Minimum peak command in AUTO mode / device current rating	Pulse duration < 100 ns		25%		
$I_{PK_MIN_100}$	Minimum peak command in AUTO mode / device current rating	Pulse duration > 1 μs		12.5%		
V_{HICCUP}	Ratio of FB voltage to in-regulation FB voltage	Hiccup disabled during soft start		40%		
POWER GOOD						
PGD_{OV}	PGOOD upper threshold – rising	% of V_{OUT} setting	105%	107%	110%	
PGD_{UV}	PGOOD lower threshold – falling	% of V_{OUT} setting	92%	94%	96.5%	
PGD_{HYST}	PGOOD hysteresis	% of V_{OUT} setting		1.3%		
$V_{IN(PGD-VALID)}$	Input voltage for proper PGOOD function		1.0			V

7.5 Electrical Characteristics (続き)

Limits apply over the recommended operating junction temperature range of -40°C to $+150^{\circ}\text{C}$, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}\text{C}$, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: $V_{IN} = 13.5\text{ V}$. V_{IN1} shorted to $V_{IN2} = V_{IN}$. V_{OUT} is the converter output voltage.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{PGD(Low)}$	Low-level PGOOD function output voltage	46- μA pullup to PGOOD, $V_{IN} = 1\text{ V}$, $V_{EN} = 0\text{ V}$			0.4	V
		1-mA pullup to PGOOD, $V_{EN} = 0\text{ V}$			0.4	
		2-mA pullup to PGOOD, $V_{EN} = 3.3\text{ V}$			0.4	
R_{PGD}	$R_{DS(on)}$ of PGOOD output	1-mA pullup to PGOOD, $V_{EN} = 0\text{ V}$		17	40	Ω
		1-mA pullup to PGOOD, $V_{EN} = 3.3\text{ V}$		40	90	Ω
I_{OV}	Pulldown current at the SW node in an overvoltage condition			0.5		mA
THERMAL SHUTDOWN						
T_{SHD}	Thermal shutdown rising threshold ⁽¹⁾		158	168	180	$^{\circ}\text{C}$
$T_{SHD-HYS}$	Thermal shutdown hysteresis ⁽¹⁾			10		$^{\circ}\text{C}$

- (1) Parameter specified by design, statistical analysis and production testing of correlated parameters. Not production tested.
- (2) $I_{Q_VIN} = I_Q + I_{BIAS} \times (V_{OUT} / V_{IN})$
- (3) This is the current used by the device while not switching, open loop, with FB pulled to +5% above nominal. It does not represent the total input current to the converter while regulating.
- (4) High-side current limit is a function of duty cycle. High-side current limit value is highest at small duty cycle and less at higher duty cycle.

7.6 Timing Characteristics

Limits apply over the recommended operating junction temperature range of -40°C to $+150^{\circ}\text{C}$, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}\text{C}$, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: $V_{IN} = 13.5\text{ V}$.

Parameter	Test Condition	MIN	TYP	MAX	UNIT		
SWITCH NODE							
$t_{ON(min)}$	Minimum HS switch on time	$V_{IN} = 20\text{ V}, I_{OUT} = 2\text{ A}$		55	70	ns	
$t_{ON(max)}$	Maximum HS switch on time			9		μs	
$t_{OFF(min)}$	Minimum LS switch on time	$V_{IN} = 4\text{ V}, I_{OUT} = 1\text{ A}$		65	85	ns	
t_{SS}	Time from first SW pulse to V_{REF} at 90%	$V_{IN} \geq 4.2\text{ V}$		3.5	5	7	ms
t_{SS2}	Time from first SW pulse to release of FPWM lockout if output not in regulation	$V_{IN} \geq 4.2\text{ V}$		9.5	13	17	ms
t_W	Short circuit wait time ("hiccup" time)			80		ms	
ENABLE							
t_{EN}	Turn-on delay ⁽¹⁾	$C_{VCC} = 1\ \mu\text{F}$, time from EN high to first SW pulse if output starts at 0 V		0.7		ms	
t_B	Blanking of EN after rising or falling edges ⁽¹⁾			4	28	μs	
t_{SYNC_EDGE}	Enable sync signal hold time after edge for edge recognition			100		ns	
POWER GOOD							
$t_{PGDFLT(rise)}$	Delay time to PGOOD high signal			1.5	2	2.5	ms
$t_{PGDFLT(fall)}$	Glitch filter time constant for PGOOD function			120		μs	

(1) Parameter specified using design, statistical analysis and production testing of correlated parameters; not tested in production.

7.7 Systems Characteristics


The following values are specified by design provided that the component values in the typical application circuit are used. Limits apply over the junction temperature range of -40°C to $+150^{\circ}\text{C}$, unless otherwise noted. Minimum and Maximum limits are derived using test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}\text{C}$, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: $V_{IN} = 13.5\text{ V}$. V_{IN1} shorted to $V_{IN2} = V_{IN}$. V_{OUT} is output setting. *These parameters are not tested in production.*

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
EFFICIENCY						
η_{5V_2p1MHz}	Typical 2.1-MHz efficiency	$V_{OUT} = 5\text{ V}, I_{OUT} = 6\text{ A}$		92.5%		
		$V_{OUT} = 5\text{ V}, I_{OUT} = 100\ \mu\text{A}, R_{FBT} = 1\ \text{M}\Omega$		73%		
η_{3p3V_2p1MHz}	Typical 2.1-MHz efficiency	$V_{OUT} = 3.3\text{ V}, I_{OUT} = 6\text{ A}$		90%		
		$V_{OUT} = 3.3\text{ V}, I_{OUT} = 100\ \mu\text{A}, R_{FBT} = 1\ \text{M}\Omega$		71%		
η_{5V_400kHz}	Typical 400-kHz efficiency	$V_{OUT} = 5\text{ V}, I_{OUT} = 6\text{ A}$		93.6%		
		$V_{OUT} = 5\text{ V}, I_{OUT} = 100\ \mu\text{A}, R_{FBT} = 1\ \text{M}\Omega$		76%		
RANGE OF OPERATION						
V_{VIN_MIN1}	V_{IN} for full functionality at reduced load, after start-up	V_{OUT} set to 3.3 V		3.0		V
V_{VIN_MIN2}	V_{IN} for full functionality at 100% of maximum rated load, after start-up	V_{OUT} set to 3.3 V		3.95		V
I_{Q_VIN}	Operating quiescent current ⁽¹⁾	$V_{OUT} = 3.3\text{ V}, I_{OUT} = 0\text{ A}, \text{AUTO mode}, R_{FBT} = 1\ \text{M}\Omega$		7		μA
		$V_{OUT} = 5\text{ V}, I_{OUT} = 0\text{ A}, \text{AUTO mode}, R_{FBT} = 1\ \text{M}\Omega$		10		
V_{DROP1}	Input-to-output voltage differential to maintain regulation accuracy without inductor DCR drop	$V_{OUT} = 3.3\text{ V}, I_{OUT} = 4\text{ A}, -3\% \text{ output accuracy at } 25^{\circ}\text{C}$		0.4		V
		$V_{OUT} = 3.3\text{ V}, I_{OUT} = 4\text{ A}, -3\% \text{ output accuracy at } 125^{\circ}\text{C}$		0.55		
V_{DROP2}	Input-to-output voltage differential to maintain $f_{SW} \geq 1.85\text{ MHz}$, without inductor DCR drop	$V_{OUT} = 3.3\text{ V}, I_{OUT} = 4\text{ A}, -3\% \text{ regulation accuracy at } 25^{\circ}\text{C}$		0.8		V
		$V_{OUT} = 3.3\text{ V}, I_{OUT} = 4\text{ A}, -3\% \text{ regulation accuracy at } 125^{\circ}\text{C}$		1.2		
D_{MAX}	Maximum switch duty cycle	$f_{SW} = 1.85\text{ MHz}$		87%		
		While in frequency foldback		98%		

(1) See detailed [Input Supply Current](#) for the meaning of this specification and how it can be calculated.



7.8 Typical Characteristics

Unless otherwise specified, $V_{IN} = 13.5\text{ V}$ and $f_{SW} = 2.1\text{ MHz}$.



7.8 Typical Characteristics (continued)

Unless otherwise specified, $V_{IN} = 13.5\text{ V}$ and $f_{SW} = 2.1\text{ MHz}$.



8 Detailed Description

8.1 Overview

The LM63460-Q1 is an easy-to-use, synchronous buck DC/DC converter designed for a wide variety of automotive applications where strict reliability and low EMI are of paramount importance. The device operates over an input voltage range of 3.95 V to 36 V, with operation down to 3 V after start-up and transients as high as 42 V. The LM63460-Q1 delivers up to 6-A DC load current with high conversion efficiency and ultra-low input quiescent current in a very small design size.

The LM63460-Q1 has a programmable switching frequency between 200 kHz to 2.2 MHz using its RT pin, including sub-AM band at 400 kHz and above the AM band at 2.1 MHz. The converter includes specific features for optimal EMI performance in noise-sensitive automotive applications, such as:

- An optimized package and pinout design enables a shielded switch-node [layout](#) that mitigates radiated EMI.
- Parallel input paths with a symmetrical capacitor layout minimize parasitic inductance, switch-voltage ringing, and radiated field coupling.
- Pseudo-random [spread spectrum](#) (PRSS) modulation reduces peak emissions.
- Frequency synchronization and [optional FPWM mode](#) enable constant switching frequency across the full load current range.
- Integrated high-side and low-side power MOSFETs with enhanced gate-drive control enable low-noise PWM switching.

Together, these features significantly reduce EMI filtering requirements, thus eliminating shielding and other expensive EMI mitigation measures, while helping to meet the CISPR 25 Class 5 automotive EMI standard for conducted and radiated emissions.


The enhanced HotRod QFN package of the LM63460-Q1 has a carefully designed wettable-flank pinout arrangement that provides additional clearance spacing between adjacent VIN, SW, or PGND power pins to improve reliability and [pin FMEA](#). The converter also incorporates other features for comprehensive system requirements, including:

- A precision enable input with hysteresis for programmable line undervoltage lockout (UVLO)
- Cycle-by-cycle peak and valley current limits for optimal inductor sizing
- An open-drain power-good monitor for power-rail sequencing and fault reporting
- Internally fixed output voltage soft start
- Monotonic start-up into prebiased loads
- Thermal shutdown with automatic recovery

The LM63460-Q1 is qualified to AEC-Q100 grade 1 and has electrical characteristics specified up to a maximum junction temperature of 150°C. The following help provide an ideal point-of-load regulator solution for automotive applications requiring enhanced reliability and durability:

- Wide input voltage range
- Low quiescent current consumption
- Optimized [thermal design](#) and high-temperature operation
- Improved pin FMEA
- Small design size

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Input Voltage Range (VIN1, VIN2)

With a steady-state input voltage range from 3 V to 36 V, the LM63460-Q1 is intended for step-down conversions from typical 12-V and 24-V automotive supply rails. The schematic circuit in [Figure 8-1](#) shows all the necessary components to implement an LM63460-Q1 step-down regulator using a single input supply.




Figure 8-1. LM63460-Q1 Schematic Diagram with Input Voltage Operating Range of 3 V to 36 V

The minimum input voltage required for start-up is 3.95 V. Take extra care to make sure that the voltage at the VIN pins of the converter (VIN1 and VIN2) does not exceed the absolute maximum voltage rating of 42 V during line or load transient events. Voltage ringing at the VIN pins that exceeds the *Absolute Maximum Ratings* can damage the IC.

8.3.2 Output Voltage Setpoint (FB)

While dependent on switching frequency and load current levels, the LM63460-Q1 is generally capable of providing an output voltage in the range of 1 V to a maximum of slightly less than the input voltage. Define the output voltage setpoint with feedback resistors designated as R_{FBT} and R_{FBB} as shown in [Figure 8-1](#).

The LM63460-Q1 uses a 1-V reference voltage, and the internal error amplifier regulates the FB voltage to be equal to the reference voltage. Use [Equation 1](#) to determine R_{FBB} for a desired output voltage setpoint and a given value of R_{FBT} .

$$R_{FBB} [\text{k}\Omega] = \left(\frac{1\text{V}}{V_{\text{OUT}} [\text{V}] - 1\text{V}} \right) \cdot R_{FBT} [\text{k}\Omega] \quad (1)$$

While R_{FBT} is generally in the range of 10 k Ω to 1 M Ω , use a value of 100 k Ω for improved noise immunity (relative to higher resistances such as 1 M Ω) and reduced current consumption (compared to lower resistance values).

8.3.3 Precision Enable and Input Voltage UVLO (EN/SYNC)

The EN/SYNC input supports adjustable input undervoltage lockout (UVLO) programmed by resistor values for application-specific power-up and power-down requirements. Also, an external logic signal can be used to drive the EN/SYNC input to toggle the output ON or OFF and for system sequencing or protection.

The LM63460-Q1 enters a low- I_Q shutdown mode when EN/SYNC is pulled below 0.4 V. The internal LDO regulator powers off, shutting down the bias currents of the LM63460-Q1. When the EN/SYNC voltage is between the hard shutdown and the precision enable thresholds, the LM63460-Q1 operates in standby mode with the VCC voltage in regulation. After the voltage at EN/SYNC is above V_{EN-TH} , the converter begins to switch normally, provided the input voltage drives the internal VCC above its rising UVLO threshold of 3.6 V (typical).

The EN/SYNC pin cannot be left floating. The simplest way to enable operation is to connect the EN/SYNC pin to VIN, allowing self-start-up of the LM63460-Q1. However, many applications benefit from the use of a divider network from VIN to EN/SYNC as shown in [Figure 8-1](#), which establishes a precision input voltage UVLO. This can be used for sequencing, to prevent re-triggering of the device when used with long input cables, or to reduce the occurrence of deep discharge of a battery power source. Note that the precision enable threshold, V_{EN-TH} , has a 28% hysteresis to prevent ON/OFF re-triggering. An external logic output of another IC can also be used to drive EN/SYNC, allowing system power sequencing.

Calculate the resistor divider values using [Equation 2](#). See [Input Voltage UVLO](#) for additional information.

$$R_{ENT} [k\Omega] = R_{ENB} [k\Omega] \cdot \left(\frac{V_{IN(on)} [V]}{V_{EN-TH} [V]} - 1 \right) \quad (2)$$

where

- $V_{IN(on)}$ is the required input voltage turn-on threshold.

Note that EN/SYNC can also be used as an external synchronization clock input. A blanking time, t_B , is applied to the enable logic after a clock edge is detected. Any logic change within the blanking time is ignored. The blanking time is not applied when the converter is in shutdown mode. The blanking time ranges from 4 μ s to 28 μ s. To effectively disable the output, the EN/SYNC input must stay low for longer than 28 μ s.

8.3.4 Frequency Synchronization (EN/SYNC)

Use the EN/SYNC pin of the LM63460-Q1 to synchronize the internal oscillator to an external clock signal ranging from 200 kHz to 2.2 MHz. The internal oscillator can be synchronized by AC coupling a positive clock edge to EN/SYNC, as shown in [Figure 8-1](#).

It is recommended to keep the parallel combination value of R_{ENT} and R_{ENB} in the 100-k Ω range. R_{ENT} is required for synchronization, but R_{ENB} can be left unmounted. The external clock must be off before start-up to allow proper start-up sequencing.

Referring to [Figure 8-2](#), the AC-coupled voltage edge at EN/SYNC must exceed the SYNC amplitude threshold, V_{EN_SYNC} , to trip the internal synchronization pulse detector. In addition, the minimum EN/SYNC rising pulse and falling pulse durations must be longer than t_{SYNC_EDGE} and shorter than the blanking time, t_B . A 3.3-V or higher amplitude pulse signal coupled through a 1-nF capacitor, C_{SYNC} , is suggested.





図 8-2. Typical Synchronization Waveform Applied to EN/SYNC

After a valid synchronization signal is applied for 2048 cycles, the clock frequency quickly changes to that of the applied signal. Synchronization overrides spread spectrum, turning it off.

8.3.5 Clock Locking

A clock locking procedure initiates after a valid synchronization signal is detected. The LM63460-Q1 receives this signal at the EN/SYNC pin. After approximately 2048 pulses, the clock frequency completes a smooth transition to the frequency of the synchronization signal without output voltage variation. Note that when the frequency is adjusted suddenly, the phase is maintained so the clock cycle that lies between operation at the default frequency and at the synchronization frequency is of intermediate length. This action eliminates very long or very short pulses. After the frequency is adjusted, the phase is adjusted over a few tens of cycles so that rising synchronization edges correspond to rising switch (SW) node pulses. See 図 8-3.



The synchronization signal is detected after four pulses. The converter is ready to synchronize after approximately 2048 pulses, and the frequency is adjusted using a glitch-free technique. Phase locking is subsequently achieved.

図 8-3. Synchronization Process

Note also that the LM63460-Q1 turns on spread spectrum after the first edge in the synchronization pulse. See the EN/SYNC pin description in [Pin Configuration and Functions](#). Upon adjustment of the frequency at the approximate 2048th pulse, spread spectrum is turned off. Finally, if the converter runs at reduced switching frequency due to low or high input voltage or during current limit, frequency lock does not occur until the condition causing low-frequency operation has been removed.

8.3.6 Adjustable Switching Frequency (RT)

Connect a resistor from RT to GND to set the switching frequency. Use 式 3 or refer to 図 8-4 for resistor values. Note that a resistor value outside of the recommended range can cause the device to shut down. This prevents unintended operation if RT is shorted to ground or left open. Do not apply a pulsed signal to this pin to force synchronization. If synchronization to an external clock is required, refer to セクション 8.3.4.

$$R_{RT} \text{ [k}\Omega\text{]} = \frac{13.46}{F_{SW} \text{ [MHz]}} - 0.44 \quad (3)$$




図 8-4. Setting the Switching Frequency

8.3.7 Power-Good Monitor (PGOOD)

The PGOOD function is implemented to replace a discrete reset device, reducing BOM count and cost. The PGOOD voltage goes low when the feedback (FB) voltage is outside of the specified PGOOD thresholds (see 図 7-8). This can occur during current limit and thermal shutdown, as well as when disabled and during normal start-up. A glitch filter prevents false flag operation for short excursions of the output voltage, such as during line and load transients. Output voltage excursions that are shorter than $t_{PGDFLT(fall)}$ do not trip the PGOOD flag. Refer to 図 8-5 to best understand PGOOD operation.

The PGOOD output consists of an open-drain N-channel transistor, requiring an external pullup resistor to a suitable logic supply or V_{OUT} . When EN is pulled low, the flag output is also forced low. With EN low, PGOOD remains valid as long as the input voltage is above 1 V (typical).




図 8-5. PGOOD Timing Diagram (Excludes OV Events)

表 8-1. Conditions That Cause PGOOD to Signal a Fault (Pull Low)

FAULT CONDITION INITIATED	FAULT CONDITION ENDS (AFTER WHICH $t_{PGDFLT(rise)}$ MUST PASS BEFORE PGOOD OUTPUT IS RELEASED) ⁽¹⁾
$V_{OUT} < V_{OUT-target} \times PGDUV$ AND $t > t_{PGDFLT(fall)}$	Output voltage in regulation: $V_{OUT-target} \times (PGDUV + PGDHYST) < V_{OUT} < V_{OUT-target} \times (PGDOV - PGDHYST)$ (see 図 7-8)
$V_{OUT} > V_{OUT-target} \times PGDOV$ AND $t > t_{PGDFLT(fall)}$	Output voltage in regulation

表 8-1. Conditions That Cause PGOOD to Signal a Fault (Pull Low) (続き)

FAULT CONDITION INITIATED	FAULT CONDITION ENDS (AFTER WHICH $t_{PGDFLT(rise)}$ MUST PASS BEFORE PGOOD OUTPUT IS RELEASED) ⁽¹⁾
$T_J > T_{SHD}$	$T_J < T_{SHD-F}$ AND output voltage in regulation
$V_{EN} < V_{EN-TH}$ falling	$V_{EN} > V_{EN-TH}$ rising AND output voltage in regulation
$V_{CC} < V_{CC-UVLO} - V_{CC-UVLO-HYST}$	$V_{CC} > V_{CC-UVLO}$ AND output voltage in regulation

(1) As an additional operational check, PGOOD remains low during the soft-start time, which is defined as the time for the output voltage to reach its setpoint or t_{SS2} has passed since initiation (whichever is lower).

8.3.8 Bias Supply Regulator (VCC, BIAS)

VCC is the output of the internal LDO subregulator used to supply the control circuits of the LM63460-Q1. The nominal VCC voltage is 3.3 V. The BIAS pin is the input to the internal LDO. This input can be connected to V_{OUT} to provide the lowest possible input supply current. If the BIAS voltage is less than 3.1 V, VIN1 and VIN2 directly power the internal LDO.

To prevent unsafe operation, VCC has UVLO protection that prevents switching if the internal voltage is too low. See $V_{CC-UVLO}$ and $V_{CC-UVLO-HYST}$ in the *Electrical Characteristics*. Note that these UVLO levels and the dropout voltage of the LDO are used to derive the minimum $V_{IN_OPERATE}$ and $V_{IN_OPERATE_H}$ values.

8.3.9 Bootstrap Voltage and UVLO (CBOOT)

The gate driver of the high-side (HS) switch requires a bias voltage higher than V_{IN} . The bootstrap capacitor, C_{BOOT}, connected between CBOOT and SW, works as a charge pump to boost the voltage on CBOOT to a level of VCC above the SW voltage. The LM63460-Q1 has an integrated bootstrap diode to minimize external component count. Use a 100-nF bootstrap capacitor rated for 10 V or higher. The $V_{BOOT-UVLO}$ threshold (2.1 V typical) is designed to maintain proper HS switch operation. If the bootstrap capacitor voltage drops below $V_{BOOT-UVLO}$, then the converter initiates a charging sequence, turning on the low-side switch before attempting to turn on the HS switch.

8.3.10 Spread Spectrum

The purpose of spread spectrum is to eliminate peak emissions at specific frequencies by spreading these emissions across a wider range of frequencies. In most systems containing the LM63460-Q1, low-frequency conducted emissions from the first few harmonics of the switching frequency can be easily filtered. A more difficult design criterion is reduction of the emissions at higher harmonics that fall in the FM frequency band. These harmonics often couple to the environment through electric fields around the switch node and inductor. The LM63460-Q1 uses a $\pm 2\%$ spread of frequencies, which can spread energy smoothly across the FM and TV bands but is small enough to limit subharmonic emissions below the converter switching frequency. Peak emissions at the switching frequency of the converter are only reduced slightly, by less than 1 dB, while peaks in the FM band are typically reduced by more than 6 dB.

The LM63460-Q1 uses a cycle-to-cycle frequency hopping method based on a linear feedback shift register (LFSR). This intelligent pseudo-random generator limits cycle-to-cycle frequency changes to limit output ripple. The pseudo-random pattern repeats at less than 1.5 Hz, which is below the audio band.

Spread spectrum is only available while the clock of the LM63460-Q1 is free running at its natural frequency. Any of the following conditions overrides spread spectrum, turning it off:

- The clock is slowed when operating in dropout.
- The clock is slowed at light load in AUTO mode. In FPWM mode, spread spectrum is active even if there is no load.
- At a high-input-voltage to low-output-voltage conversion ratio when the device operates at its minimum on time, the internal clock is slowed, disabling spread spectrum. Refer to the *Timing Characteristics* for more detail.
- The clock is synchronized to an external clock signal.

8.3.11 Soft Start and Recovery From Dropout


The converter uses a reference-based soft start that prevents output voltage overshoot and large inrush current during start-up. Soft start is triggered by any of the following conditions:

- Power is applied to the VIN pins of the IC, releasing UVLO.
- EN/SYNC goes high to turn on the device.
- Recovery from a hiccup-waiting period
- Recovery from thermal shutdown protection

After soft start is triggered, the IC takes the following actions:

- The reference used by the IC to regulate the output voltage is slowly ramped. The net result is that the output voltage takes t_{SS} to reach 90% of its desired value.
- The operating mode is set to AUTO, activating diode emulation. This action allows a pre-biased start-up without pulling the output voltage low if there is a voltage already present on the output.

Together, these actions provide start-up with limited inrush currents and also facilitate the use of high output capacitance and higher loading conditions that cause the peak inductor current to border on current limit during start-up without triggering hiccup. See [Figure 8-6](#).



Soft start functions with the output voltage starting from 0 V in (a), or if there is already a prebiased output as shown in (b). In either case, the output voltage must reach within 10% of the setpoint within t_{SS} after soft start initiates. FPWM and hiccup are disabled during soft start, with both FPWM and hiccup enabled after the output voltage reaches regulation or after the t_{SS2} time interval expires, whichever happens first.


Figure 8-6. Soft-Start Operation

Any time the output voltage falls more than a few percent, the output voltage ramps up slowly. This condition is called recovery from dropout and differs from soft start in three important ways:

- The reference voltage is set to approximately 1% above what is needed to achieve the preset output voltage setpoint.
- Hiccup is allowed if the output voltage is less than 40% of the nominal setpoint. Note that during dropout regulation itself, hiccup is inhibited.
- FPWM mode is allowed during recovery from dropout. If the output voltage were to suddenly be pulled up by an external supply, the converter can pull down on the output.

Despite being called recovery from dropout, this feature is active whenever the output voltage drops to a few percent lower than the setpoint. This action primarily occurs under the following conditions:

- Dropout: When there is insufficient input voltage to maintain the desired output voltage
- Overcurrent: When there is an overcurrent event that is not severe enough to trigger hiccup



Whether the output voltage falls due to high load current or low input voltage, after the condition that causes the output to fall below its setpoint is removed, the output recovers at the same rate as during start-up. Even though hiccup does not trigger due to dropout, it can, in principle, be triggered during recovery if output voltage is below 40% of the output voltage setpoint for more than 128 clock cycles.

図 8-7. Recovery From Dropout

8.3.12 Overcurrent and Short-Circuit Protection

The converter protects from overcurrent conditions with cycle-by-cycle current limiting on both the high-side and the low-side MOSFETs. High-side MOSFET overcurrent protection is implemented by nature of peak-current mode control. The HS switch current is sensed when the HS switch is turned on after a short blanking time. Every switching cycle, this switch current is compared to the minimum of a fixed current setpoint or the output of the voltage regulation loop minus slope compensation. Because the voltage loop output has a maximum value and slope compensation increases with duty cycle, the HS current limit decreases with increased duty cycle when the duty cycle is above 35%. See 図 8-8.




図 8-8. HS Switch Maximum Current as a Function of Duty Cycle for the LM63460-Q1

When the LS switch is turned on, the switch current is also sensed and monitored. Like the HS device, the LS switch turns off as commanded by the voltage control loop and low-side current limit. If the LS switch current is higher than I_{L-LS} at the end of a switching cycle, the switching cycle is extended until the LS current reduces below the limit. The LS switch is turned off after the LS current falls below its limit, and the HS switch is turned on again as long as at least one clock period has passed since the last time the HS device has turned on.




Figure 8-9. Current Limit Waveforms

Because the current waveform assumes values between I_{L-HS} and I_{L-LS} , the maximum output current is very close to the average of these two values. Hysteretic control is used and current does not increase as output voltage approaches zero.

The converter employs hiccup overcurrent protection if there is an extreme overload, and the following conditions are met for 128 consecutive switching cycles:

- The output voltage is below approximately 0.4 times the output voltage setpoint.
- Greater than t_{SS2} has passed since soft start has started; see [Soft Start and Recovery from Dropout](#).
- The converter is not operating in dropout, which is defined as having minimum off time controlled duty cycle.

In hiccup mode, the device shuts itself down and attempts to soft start after t_W . Hiccup mode helps reduce the device power dissipation under severe overcurrent conditions and short circuits. See [Figure 8-10](#). After the overload is removed, the device recovers as though in soft start; see [Figure 8-11](#).




Figure 8-10. Inductor Current Bursts During Hiccup




Figure 8-11. Short-Circuit Recovery

8.3.13 Thermal Shutdown

Thermal shutdown prevents the device from extreme junction temperatures by turning off the internal switches when the IC junction temperature exceeds 168°C (typical). Thermal shutdown does not trigger below 158°C. After thermal shutdown occurs, hysteresis prevents the device from switching until the junction temperature drops to approximately 158°C. When the junction temperature falls below 158°C (typical), the converter attempts to soft start.

While the converter is shut down due to high junction temperature, power continues to be provided to VCC. To prevent overheating due to a short circuit applied to VCC, the LDO that provides power for VCC has reduced current limit while the converter is disabled due to high junction temperature. The VCC current limit is reduced to a few milliamperes during thermal shutdown.

8.3.14 Input Supply Current

The converter is designed to have very low input supply current when regulating at light loads. This is achieved by powering much of the internal circuits from the output. The BIAS pin is the input to the LDO that powers the majority of the control circuits. By connecting BIAS to the regulator output, a small amount of current is drawn from the output. This current is reduced at the input by the ratio of V_{OUT} / V_{IN} . 式 4 defines the current consumed by the operating (switching) buck converter at no load:

$$I_{Q_VIN(SW)} [\mu A] = I_{Q_VIN} [\mu A] + I_{EN} [\mu A] + I_{DIV} [\mu A] \cdot \frac{V_{OUT} [V]}{V_{IN} [V] \cdot \eta_{eff}} \quad (4)$$

where

- I_{Q_VIN} is the current into the VIN pins – see the [Electrical Characteristics](#).
- I_{EN} is current into the EN/SYNC pin – see the [Electrical Characteristics](#). Include this current if EN/SYNC is connected to VIN. Note that this current drops to a very low value if EN/SYNC connects to a voltage less than 5 V.
- I_{DIV} is the current consumption of the feedback divider used to set output voltage.
- η_{eff} is the light-load efficiency when I_{Q_VIN} is removed from the input current of the buck converter. $\eta_{eff} = 0.8$ is a conservative value that can be used under normal operating conditions.

8.4 Device Functional Modes

8.4.1 Shutdown Mode

The EN/SYNC pin provides electrical ON and OFF control of the device. When the EN/SYNC voltage is less than 0.4 V, both the regulator and the internal LDO have no output voltage. The converter is in shutdown mode, and the quiescent current drops to 0.6 μA typical.

8.4.2 Standby Mode

The internal LDO has a lower enable threshold than the output of the converter. When the EN/SYNC pin voltage is above 1.1 V (maximum) and below the precision enable threshold, the internal LDO regulates the VCC voltage at 3.3 V typical. The precision enable circuitry is ON after VCC is above its UVLO. The internal power MOSFETs remain off unless the voltage on EN/SYNC goes above its precision enable threshold. The converter also employs UVLO protection. If the VCC voltage is below its UVLO level, the output of the converter is turned off.

8.4.3 Active Mode

The converter is in active mode whenever the EN/SYNC voltage is above its threshold voltage, V_{IN} , is high enough to satisfy $V_{IN_OPERATE}$, and no other fault conditions are present. The simplest way to enable operation is to connect EN/SYNC to VIN, which allows self start-up when the applied input voltage exceeds the minimum $V_{IN_OPERATE}$.

In active mode, depending on the load current, input voltage, and output voltage, the converter is in one of five modes:

- Continuous conduction mode (CCM) with fixed switching frequency when the load current is above half of the inductor current ripple.
- AUTO mode – Light-load operation with PFM where the switching frequency decreases at very light load.
- FPWM mode – Light-load operation that maintains constant switching frequency across the full load range.
- Minimum on time: The switching frequency reduces to maintain regulation with high step-down conversion ratios, that is, high input voltage to low output voltage.
- Dropout mode: The switching frequency reduces to minimize the dropout voltage.

8.4.3.1 CCM Mode

The following operating description of the converter refers to the [Functional Block Diagram](#) and to the waveforms in [Figure 8-12](#). In CCM, the converter supplies a regulated output voltage by turning on the internal high-side (HS) and low-side (LS) NMOS switches with varying duty cycle (D). During the HS switch on time, the SW voltage, V_{SW} , swings up to approximately V_{IN} , and the inductor current, i_L , increases with a linear slope. The HS switch is turned off by the control logic. During the HS switch off time, t_{OFF} , the LS switch is turned on. Inductor current discharges through the LS switch, which forces V_{SW} to swing below ground by the voltage drop across the LS switch. The control loop adjusts the duty cycle to maintain a constant output voltage. D is defined by the on time of the HS switch over the switching period:

$$D = t_{ON} / t_{SW} \quad (5)$$

In an ideal buck converter where losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage:

$$D = V_{OUT} / V_{IN} \quad (6)$$




Figure 8-12. SW Voltage and Inductor Current Waveforms in Continuous Conduction Mode (CCM)

8.4.3.2 AUTO Mode – Light-Load Operation

The converter can have two behaviors while lightly loaded. AUTO mode operation allows for a seamless transition between normal current-mode operation while heavily loaded and in highly efficient light-load operation. The other behavior, called FPWM mode, maintains full frequency even when unloaded. Which mode the converter operates in depends on which factory option is employed. See [Section 5](#). Note that the converter operates in FPWM mode when synchronizing frequency to an external clock signal.


In AUTO mode, the converter employs two techniques to improve efficiency during light-load operation:

- Diode emulation, which allows DCM operation
- Switching frequency reduction

Note that while these two features operate together to create excellent light-load behavior, they operate independently of each other.

8.4.3.2.1 Diode Emulation

Diode emulation prevents reverse current through the inductor, which requires a lower frequency to regulate given a fixed peak inductor current. Diode emulation also limits ripple current as frequency is reduced. With a fixed peak current, as output current is reduced to zero, frequency must be reduced to near zero to maintain regulation.




In AUTO mode, the low-side MOSFET is turned off after the inductor current is near zero. As a result, after the output current is less than half of what the inductor ripple is in CCM, the converter operates in DCM and diode emulation is active.

8-13. PFM Mode Operation at Light Loads

The converter has a minimum peak inductor current setting while operating in AUTO mode. After current is reduced to a low value with fixed input voltage, the on time remains constant. Regulation is then achieved by adjusting the switching frequency. This mode of operation is called PFM mode regulation.

8.4.3.2.2 Frequency Foldback

The converter reduces its switching frequency whenever the output voltage is higher than the setpoint. This function is enabled whenever COMP, an internal signal, is low and there is an offset between the FB regulation setpoint and the voltage applied at FB. The net effect is that there is a larger output impedance while lightly loaded in AUTO mode than in normal operation. The output voltage is approximately 1% high when the converter is completely unloaded.




In AUTO mode, after the output current drops below approximately 1/10th the rated current of the converter, the output resistance increases so that output voltage is 1% high while the converter is completely unloaded.

8-14. Steady-State Output Voltage Versus Output Current in AUTO Mode

In PFM operation, a small DC positive offset is required on the output voltage to activate the PFM detector. The lower the frequency in PFM, the more DC offset is needed on V_{OUT} . If the DC offset on V_{OUT} is not acceptable, use a dummy load at the output or select FPWM mode to reduce or eliminate this offset.

8.4.3.3 FPWM Mode – Light-Load Operation

Like AUTO mode operation, FPWM mode is selected as a factory option. FPWM applies by default during synchronization. In FPWM mode, the switching frequency is maintained constant while lightly loaded by allowing negative current to flow in the inductor. Negative current is limited to -3 A by a reverse current limit circuit.




In FPWM mode, continuous conduction (CCM) is possible even if I_{OUT} is less than half of I_{ripple} .

8-15. FPWM Mode Operation

Frequency reduction is still available in FPWM mode if the output voltage is high enough to command minimum on time even while lightly loaded, allowing good behavior during faults that involve the output being pulled up.

8.4.3.4 Minimum On-Time (High Input Voltage) Operation

The converter continues to regulate the output voltage even if the input-to-output voltage ratio requires an on time less than the minimum on time of the converter with a given clock setting. This is accomplished using valley current control as shown in 8-16.




In valley control mode, the inductor valley current is regulated, not inductor peak current.

8-16. Valley Current Operation

At all times, the compensation circuit dictates maximum peak and valley inductor currents. If for any reason, the valley current setpoint is exceeded, the clock cycle is extended until the valley current falls below that determined by the compensation circuit. If the converter is not operating in current limit, the maximum valley current is set above the peak inductor current, preventing valley control from being used unless there is a failure to regulate solely using peak current. If the input-to-output voltage ratio is too high, even though current exceeds the peak value dictated by compensation, the high-side switch cannot be turned off quickly enough to regulate the output voltage. As a result, the compensation circuit reduces both peak and valley currents. After a low enough current is established, the valley inductor current matches that being commanded by the compensation circuit. Under these conditions, the low-side switch is kept on and the next clock cycle is delayed until the inductor current drops below the desired valley current threshold. Because the on time is fixed at its minimum value, this type of operation resembles that of a device using a constant on-time (COT) control scheme.


8.4.3.5 Dropout

Dropout operation is defined as any input-to-output voltage ratio that requires the switching frequency to decrease to achieve the required duty cycle. At a given clock frequency, the duty cycle is limited by the converter minimum off time. After this limit is reached, if the clock frequency were maintained, the output voltage falls. Instead of allowing the output voltage to drop, the converter extends on time past the end of the clock cycle until the required peak inductor current is achieved. The clock is allowed to start a new cycle after the required peak inductor current is reached or after a pre-determined maximum on time, $t_{ON(max)}$, of approximately 9 μs passes. As a result, after the required duty cycle cannot be achieved at the selected clock frequency due to the minimum off-time requirement, the switching frequency decreases to maintain regulation. If the input voltage is low enough such that output voltage cannot be regulated even with an on time of $t_{ON(max)}$, the output voltage drops to slightly below the input voltage, V_{DROPP1} . See the [Systems Characteristics](#). Refer to [Figure 8-7](#) for additional information on recovery from dropout.



Output voltage and switching frequency vs. input voltage: if there is little difference between the input voltage and output voltage setpoint, the converter reduces switching frequency to maintain regulation. If the input voltage is too low to provide the desired output voltage at approximately 110 kHz, the output voltage tracks the input voltage.

Figure 8-17. Switching Frequency and Output Voltage in Dropout



The inductor current takes longer than a normal clock period to reach the desired peak value, and consequently the switching frequency decreases to maintain regulation. This frequency reduction is limited by $t_{ON(max)}$.

Figure 8-18. Dropout Waveforms

9 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

The LM63460-Q1 synchronous buck converter requires only a few external components to convert from a wide range of supply voltages to a fixed output voltage at an output current up to 6 A. A comprehensive LM63460-Q1 [quickstart calculator](#) is available by download to expedite and streamline the process of designing of an LM63460-Q1-based regulator circuit.

9.2 Typical Applications

For the circuit schematic, bill of materials, PCB layout files, and test results of an LM63460-Q1 implementation, see the [LM63460-Q1 EVM](#).

9.2.1 Design 1 – Automotive Synchronous Buck Regulator at 2.1 MHz

図 9-1 shows the schematic diagram of a synchronous buck regulator with an output voltage set at 5 V and a rated load current of 6 A. In this example, the target half-load and full-load efficiencies are 94.5% and 92.5%, respectively, based on a nominal input voltage of 13.5 V that ranges from 5 V to 36 V. The switching frequency is set at 2.1 MHz with resistor R_{RT} of 6.04 k Ω . The BIAS input is connected to the 5-V output, thus reducing IC bias power dissipation and improving efficiency performance.




図 9-1. Application Circuit 1 – 5 V, 6 A at 2.1 MHz

注

This application example is provided herein to showcase the LM63460-Q1 buck converter in several different implementation scenarios. Depending on the source impedance of the input supply bus, an electrolytic capacitor can be required at the input for stability, particularly at low input voltage and high output current operating conditions. See the [Power Supply Recommendations](#) for more detail.

9.2.1.1 Design Requirements

表 9-1 shows the intended input, output, and performance parameters for this application example. The converter operates in dropout during cold crank when the input voltage decreases to 5 V, with the output voltage slightly below its 5-V setpoint.

表 9-1. Design Parameters

DESIGN PARAMETER	VALUE
Input voltage range (for constant f_{SW})	6 V to 18 V
Minimum transient input voltage, cold crank	5 V
Maximum transient input voltage, load dump	36 V
Output voltage and full-load current	5 V, 6 A
Switching frequency	2.1 MHz
Output voltage regulation	±1%
IC input current, no-load	< 10 μ A
IC shutdown current	< 1 μ A

表 9-2 gives the selected buck converter power-stage components with availability from multiple vendors. This design uses a low-DCR inductor and all-ceramic output capacitor implementation.

表 9-2. List of Materials for Application Circuit 1

REF DES	QTY	SPECIFICATION	VENDOR ⁽¹⁾	PART NUMBER
C _{IN}	2	10 μ F, 50 V, X7R, 1206, ceramic, AEC-Q200	Samsung	CL31Y106KBKVPNE
			TDK	CGA5L1X7R1H106K
		10 μ F, 50 V, X7S, 1210, ceramic, AEC-Q200	Murata	GCM32EC71H106KA03
			TDK	CGA6P3X7S1H106M
C _{OUT}	2	47 μ F, 6.3 V, X7R, 1210, ceramic, AEC-Q200	Murata	GCM32ER70J476KE19L
			TDK	CGA6P1X7S1A476M
		Murata	GCM32EC71A476KE02	
	3	22 μ F, 16 V, X7R, 1210, ceramic, AEC-Q200	TDK	CGA6P1X7R1C226M
L _O	1	0.76 μ H, 4.9 m Ω , 11.8 A, 4.0 × 4.0 × 3.1 mm, AEC-Q200	Coilcraft	XGL4030-761MEC
		1 μ H, 9.1 m Ω , 7.9 A, 4.2 × 4.0 × 2.1 mm, AEC-Q200	Cyntec	VCHA042A-1R0M
		1 μ H, 9.6 m Ω , 14.7 A, 5.3 × 5.1 × 3.0 mm, AEC-Q200	TDK	SPM5030VT-1R0M-D
		1 μ H, 12 m Ω , 11.6 A, 4.1 × 4.1 × 3.1 mm, AEC-Q200	Würth Elektronik	74438357010
U ₁	1	LM63460-Q1 synchronous buck converter, AEC-Q100	Texas Instruments	LM63460AASQRYFRQ1

(1) See the [Third-Party Products Disclaimer](#).

More generally, the LM63460-Q1 converter is designed to operate with a wide range of external components and system parameters. However, the integrated loop compensation is optimized for a certain range of buck inductance and output capacitance. As a starting point, 表 9-3 provides typical component values for several common application configurations.

表 9-3. Typical External Component Values

f_{SW} (kHz)	V _{OUT} (V)	L _O (μ H)	C _{OUT-EFF(min)} (μ F)	Typical C _{OUT} Components (1210, X7R)	R _{FBT} (k Ω)	R _{FBB} (k Ω)	C _{FF} (pF)	R _{FF} (k Ω)
2100	3.3	0.68	50	3 × 47 μ F, 6.3 V or 4 × 22 μ F, 16 V	100	43.2	10	1
2100	5	0.76	30	2 × 47 μ F, 10 V or 3 × 22 μ F, 16 V	100	24.9	10	1
400	1.8	2.2	120	3 × 100 μ F, 4 V	80.6	100	22	1
400	3.3	3.3	70	3 × 47 μ F, 6.3 V or 5 × 22 μ F, 16 V	100	43.2	15	1
400	5	4.7	50	3 × 47 μ F, 10 V or 4 × 22 μ F, 16 V	100	24.9	15	1

表 9-3. Typical External Component Values (続き)

f_{sw} (kHz)	V_{OUT} (V)	L_O (μ H)	$C_{OUT-EFF(min)}$ (μ F)	Typical C_{OUT} Components (1210, X7R)	R_{FBT} (k Ω)	R_{FBB} (k Ω)	C_{FF} (pF)	R_{FF} (k Ω)
400	12	6.8	20	3 \times 22 μ F, 25 V	100	9.09	4.7	1

Note that the minimum output capacitances listed in 表 9-3 represents *effective* values for ceramic capacitors derated for DC bias voltage and temperature.

9.2.1.2 Detailed Design Procedure

The following design procedure applies to the schematic of [図 9-1](#).

9.2.1.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the LM63460-Q1 converter with WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance.
- Run thermal simulations to understand board thermal performance.
- Export customized schematic and layout into popular CAD formats.
- Print PDF reports for the design, and share the design with colleagues.

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

9.2.1.2.2 Setting the Output Voltage

The LM63460-Q1 uses a feedback divider network to set the output voltage. The divider network comprises top and bottom feedback resistors designated as R_{FBT} and R_{FBB} , respectively. The resistances of the feedback divider are a compromise between excessive noise pickup and quiescent current consumption. Lower resistance values reduce noise sensitivity but also impact light-load efficiency. The recommended value for R_{FBT} is 100 k Ω with a maximum value of 1 M Ω . If 1 M Ω is selected for R_{FBT} , then use a feedforward capacitor in parallel to provide adequate loop phase margin. Use [式 1](#) to find R_{FBB} for a given value of R_{FBT} . Choosing R_{FBT} and R_{FBB} values of 102 k Ω and 25.5 k Ω , respectively, sets the output voltage at exactly 5 V.

9.2.1.2.3 Choosing the Switching Frequency

The choice of switching frequency is a compromise between conversion efficiency and overall solution size. Lower switching frequency implies reduced switching losses, resulting in higher system efficiency and less power dissipated in the converter. However, higher switching frequency enables the use of smaller inductors and capacitors, enabling a more compact design.

Many automotive applications require that the AM radio band be strictly avoided. Such applications tend to operate at either 2.1 MHz or 400 kHz, above and below the AM band, respectively. To achieve small solution size, set the LM63460-Q1 switching frequency at 2.1 MHz for this application example by installing a 6.04-k Ω resistor from RT to GND.

9.2.1.2.4 Inductor Selection

The parameters for selecting the inductor are the inductance and saturation current. The inductance is based on the desired peak-to-peak ripple current, which is normally chosen to be in the range of 20% to 40% of the maximum output current. Experience shows that the best value for inductor ripple current is 30% of the maximum load current for systems with a fixed input voltage. For systems with a variable input voltage such as the 12-V automotive battery, 25% is commonly used.

When selecting the ripple current for applications with lower maximum load than the maximum available from the device, the maximum device current must still be used. Use 式 7 to determine the value of inductance. The constant K is the percentage of peak-to-peak inductor current ripple to rated output current. Choose K = 0.3 for this 5-V, 6-A, 2.1-MHz example, resulting in an inductance of approximately 0.8 μH.

$$L_O [\mu\text{H}] = \frac{V_{\text{IN}} [\text{V}] - V_{\text{OUT}} [\text{V}]}{f_{\text{SW}} [\text{MHz}] \cdot K \cdot I_{\text{OUT(max)}} [\text{A}]} \cdot \frac{V_{\text{OUT}} [\text{V}]}{V_{\text{IN}} [\text{V}]} = \frac{13.5\text{V} - 5\text{V}}{2.1\text{MHz} \cdot 0.3 \cdot 6\text{A}} \cdot \frac{5\text{V}}{13.5\text{V}} = 0.83\mu\text{H} \quad (7)$$

The saturation current rating of the inductor must be higher than the high-side switch current limit, $I_{\text{L-HS}}$ (see the [Electrical Characteristics](#)). This requirements prevents inductor saturation during an overload condition on the output. While an output short-circuit condition causes the LM63460-Q1 to enter hiccup mode, an overload condition can hold the output current at current limit without triggering hiccup. When the inductor core material saturates, the inductance can fall to a low value, causing the inductor current to rise rapidly. Although the valley current limit, $I_{\text{L-LS}}$, reduces the risk of current runaway, a saturated inductor causes the instantaneous current to increase to a high value. This can lead to component damage, avoiding inductor saturation is crucial.

Inductors with a ferrite core material have hard saturation characteristics but usually have lower core losses than powdered iron cores. Powdered iron cores exhibit a soft saturation, allowing some relaxation in the current rating of the inductor. However, powdered iron cores typically have higher core losses at frequencies above 1 MHz.

To avoid subharmonic oscillation, the inductance value must not be less than that given by 式 8. The maximum inductance is limited by the minimum current ripple required for current-mode control to perform correctly. As a rule-of-thumb, the minimum inductor ripple current must be no less than about 10% of the converter maximum rated current under nominal conditions.

$$L_O [\mu\text{H}] \geq 0.32 \cdot \frac{V_{\text{OUT}} [\text{V}]}{f_{\text{SW}} [\text{MHz}]} \quad (8)$$

式 8 assumes that this design must operate with the input voltage near or in dropout. Use 式 9 instead if the minimum input voltage for a given design is high enough to limit the duty cycle to less than 40%.

$$L_O [\mu\text{H}] \geq 0.2 \cdot \frac{V_{\text{OUT}} [\text{V}]}{f_{\text{SW}} [\text{MHz}]} \quad (9)$$

9.2.1.2.5 Output Capacitor Selection

The value of the output capacitor and its ESR determine the output voltage ripple and load transient performance. The output capacitor is usually determined by load transient and stability requirements rather than the output voltage ripple. Use 表 9-4 to select the output capacitance and C_{FF} feedforward capacitance values for a few common applications. Use a 1-kΩ R_{FF} in series with C_{FF} to further improve noise performance.

表 9-4. Recommended Output Capacitors and C_{FF} Values

CONFIGURATION	3.3-V OUTPUT		5-V OUTPUT	
	C_{OUT}	C_{FF}	C_{OUT}	C_{FF}
2.1 MHz – Ceramic	4 × 22 μF, 16 V ceramic	10 pF	2 × 47 μF, 10-V ceramic	10 pF
2.1 MHz – Alternative	2 × 22 μF, 16-V ceramic + 100 μF, 10-mΩ electrolytic	–	2 × 47 μF, 10-V ceramic + 100 μF, 10-mΩ electrolytic	–
400 kHz – Ceramic	5 × 22 μF, 16-V ceramic	15 pF	3 × 47 μF, 10-V ceramic	15 pF
400 kHz – Alternative	2 × 22 μF, 16-V ceramic + 100 μF, 10-mΩ electrolytic	–	1 × 47 μF, 10 V ceramic + 100 μF, 10-mΩ electrolytic	–

注

Most ceramic capacitors deliver less capacitance than the rating of the capacitor indicates. Be sure to check selected capacitors for initial accuracy, temperature derating, and particularly voltage derating. 表 9-4 assumes typical derating for X7R-dielectric capacitors. If lower voltage or lower temperature-rated capacitors are used, more capacitance than listed can be required.

More conveniently, 式 10 calculates the required effective ceramic capacitance for a given application:

$$C_{OUT} [\mu\text{F}] \approx \frac{14000}{F_C [\text{kHz}] \cdot V_{OUT} [\text{V}]} \quad (10)$$

where F_C is the target loop crossover frequency in units of kHz, which can be set at 10% to 15% of switching frequency and up to a maximum of 100 kHz.

This example requires improved transient performance, resulting in two 47- μF , 10-V, X7R ceramics as the output capacitance and 10 pF for C_{FF} . An alternative configuration is to use a low-ESR electrolytic capacitor in parallel with a reduced ceramic capacitance.

9.2.1.2.6 Input Capacitor Selection

Input capacitors are necessary to limit the input ripple voltage of the converter due to switching-frequency AC currents. TI recommends using ceramic capacitors to provide low impedance and high RMS current rating over a wide temperature range. 式 11 gives the input capacitor RMS current, where $D = V_{OUT}/V_{IN}$ is the converter duty cycle. The highest input capacitor RMS current occurs at $D = 0.5$, at which point the RMS current rating of the capacitors must be greater than half the output current.

$$I_{CIN,rms} = \sqrt{D \cdot \left(I_{OUT}^2 \cdot (1-D) + \frac{\Delta I_L^2}{12} \right)} \quad (11)$$

Ideally, the DC and AC components of input current to the buck stage are provided by the input voltage source and the input capacitors, respectively. Neglecting inductor ripple current, the input capacitors source current of amplitude $(I_{OUT} - I_{IN})$ during the D interval and sink I_{IN} during the $1 - D$ interval. Thus, the input capacitors conduct a square-wave current of peak-to-peak amplitude equal to the output current. The resultant capacitive component of AC ripple voltage is a triangular waveform. Together with the ESR-related ripple component, 式 12 gives the peak-to-peak ripple voltage amplitude:

$$\Delta V_{IN} = \frac{I_{OUT} \cdot D \cdot (1-D)}{F_{SW} \cdot C_{IN}} + I_{OUT} \cdot R_{ESR} \quad (12)$$

式 13 gives the input capacitance required for a particular load current:

$$C_{IN} \geq \frac{D \cdot (1-D) \cdot I_{OUT}}{F_{SW} \cdot (\Delta V_{IN} - R_{ESR} \cdot I_{OUT})} \quad (13)$$

where

- ΔV_{IN} is the input voltage ripple specification.

The Enhanced HotRod QFN package of the LM63460-Q1 provides two input voltage pins and two power ground pins on opposite sides of the package. This allows the input capacitors to be split and placed optimally with respect to the internal power MOSFETs, thus improving the effectiveness of the input bypassing. The converter requires a minimum of two 4.7- μF ceramic input capacitors, preferably with X7R or X7S dielectric and in 1206 or

1210 footprint. In this example, place two 10- μ F, 50-V ceramic capacitors in a [symmetrical layout](#) immediately adjacent to the converter – one at each input-to-ground pin pair: [VIN1, PGND1] and [VIN2, PGND2].

Install additional capacitance for automotive applications to meet conducted EMI specifications, such as CISPR 25 Class 5 (that limits EMI over a frequency range from 150 kHz to 108 MHz). For example, place a 10-nF, 0402 ceramic capacitor at each input-to-ground pin pair immediately adjacent to the converter. These capacitors minimize the parasitic inductance in the switching loops and can suppress switch-node voltage overshoot and ringing, which reduces high-frequency EMI. The two 10-nF capacitors, designated as C_{IN-HF1} and C_{IN-HF2} in [Figure 9-1](#), must be rated at 50 V with an X7R or better dielectric.

As discussed in [Section 9.3](#), a moderate-ESR electrolytic bulk capacitance (68 μ F to 100 μ F) at the input in parallel with the ceramics provides low-frequency filtering and parallel damping to mitigate the effects of input parasitic inductance resonating with the low-ESR, high-Q ceramic input capacitors. This is especially true if long leads or traces are used to connect the input supply to the converter.

9.2.1.2.7 Bootstrap Capacitor

The LM63460-Q1 requires a bootstrap capacitor connected between the CBOOT and SW pins. This capacitor stores energy that is used to supply the gate driver for the integrated high-side power MOSFET. Use a 100-nF, X7R-dielectric, ceramic capacitor rated for at least 10 V.

9.2.1.2.8 VCC Capacitor

The VCC pin is the output of the internal LDO subregulator used to supply the control circuits of the converter. Connect a 1- μ F, 16-V ceramic capacitor from VCC to AGND for proper operation. In general, avoid loading VCC with any external circuitry. However, VCC can be used as the pullup supply for the PGOOD indicator – a 100-k Ω pullup resistor is a good choice in this case. Note that VCC remains high when $V_{EN-WAKE} < V_{EN} < V_{EN-TH}$. The nominal VCC voltage is 3.3 V. Do not short VCC to ground or connect to an external voltage.

9.2.1.2.9 BIAS Power Connection

Because the output voltage is 5 V in this design, connect the BIAS pin to V_{OUT} to reduce the VCC LDO power loss. The output voltage is supplying the LDO current instead of the input voltage. The power saving is $I_{VCC} \times (V_{IN} - V_{OUT})$. The power saving is more significant when V_{IN} is much higher than V_{OUT} and at high switching frequencies. To prevent output voltage noise and transients from coupling to BIAS, add a series resistor between 1 Ω and 10 Ω between V_{OUT} and BIAS. In addition, add a bypass capacitor with a value of 1 μ F or higher close to the BIAS pin to filter noise. Note the maximum allowed voltage on BIAS is 16 V.

9.2.1.2.10 Feedforward Network

Use a feedforward capacitor, C_{FF} , to improve the phase margin and transient response of converter circuits that have low-ESR output capacitors. Because this capacitor can conduct noise from the output of the circuit directly to the FB node of the IC, connect a 1-k Ω resistor, designated as R_{FF} in [Figure 9-1](#), in series with C_{FF} . If the ESR zero of the output capacitor is below 200 kHz, feedforward network components are not required.

Capacitor C_{FF} has little effect if the output voltage is less than 2.5 V, so it can be omitted. If the output voltage setpoint is greater than 14 V, do not use C_{FF} because it introduces too much gain at higher frequencies. Use the LM63460-Q1 [quickstart calculator](#) to review bode plot performance for a given combination of output capacitance and feedforward capacitance.


9.2.1.2.11 Input Voltage UVLO


In some cases, an input UVLO level different than that provided internal to the device is required. Based on the circuit shown in [Figure 9-1](#), $V_{IN(on)}$ and $V_{IN(off)}$ designate the input voltages thresholds at which the converter turns on and off, respectively. First, choose a value for the lower resistance R_{ENB} in the range of 10 k Ω to 100 k Ω . Then use [Equation 14](#) to calculate the upper resistance R_{ENT} based on a target input voltage turn-on threshold of 5.9 V.


$$R_{ENT} [\text{k}\Omega] = R_{ENB} [\text{k}\Omega] \cdot \left(\frac{V_{IN(on)} [\text{V}]}{V_{EN-TH} [\text{V}]} - 1 \right) = 100 \text{k}\Omega \cdot \left(\frac{5.9 \text{V}}{1.263 \text{V}} - 1 \right) = 367 \text{k}\Omega \quad (14)$$


Selecting upper and lower resistances of 365 k Ω and 100 k Ω gives input voltage turn-on and turn-off thresholds of 5.87 V and 4.23 V, respectively.

9.2.1.3 Application Curves


Unless otherwise indicated, $V_{IN} = 13.5\text{ V}$, $V_{OUT} = 5\text{ V}$, $I_{OUT} = 6\text{ A}$, $f_{SW} = 2.1\text{ MHz}$, AUTO mode, and $T_A = 25^\circ\text{C}$.  [9-1](#) shows the circuit schematic with relevant BOM components specified in [表 9-2](#).





 **9-2. LM63460-Q1 Efficiency**




 **9-3. LM63460-Q1 Load and Line Regulation**



 **9-4. LM63460-Q1 Start-Up, 6-A Resistive Load**



 **9-5. LM63460-Q1 Enable On and Off, 6-A Resistive Load**




図 9-6. LM63460-Q1 Load Transient, $I_{OUT} = 3\text{ A to }6\text{ A}$




図 9-7. LM63460-Q1 Load Transient, $I_{OUT} = 0\text{ A to }6\text{ A}$




図 9-8. LM63460-Q1 Short-Circuit Hiccup




図 9-9. LM63460-Q1 Short-Circuit Recovery to No Load




図 9-10. LM63460-Q1 Line Transient and Recovery from Dropout






図 9-11. LM63460-Q1 Frequency Foldback in Dropout, $V_{IN} = 3\text{ V}$




76-mm × 38-mm, 4-layer PCB

9-12. Thermal Performance, 4-A Load




76-mm × 38-mm, 4-layer PCB


9-13. Thermal Performance, 6-A Load




9-14. CISPR 25 Class 5 Conducted EMI, 150 kHz to 30 MHz




9-15. CISPR 25 Class 5 Conducted EMI, 30 MHz to 108 MHz




9-16. CISPR 25 Class 5 Radiated EMI, Bicon Antenna, Horizontal Polarization, 30 MHz to 200 MHz



9-17. CISPR 25 Class 5 Radiated EMI, Bicon Antenna, Vertical Polarization, 30 MHz to 200 MHz



9-18. CISPR 25 Class 5 Radiated EMI, Log Antenna, Horizontal Polarization, 200 MHz to 1 GHz



9-19. CISPR 25 Class 5 Radiated EMI, Log Antenna, Vertical Polarization, 200 MHz to 1 GHz

9.2.2 Design 2 – Automotive Synchronous Buck Regulator at 400 kHz

Figure 9-20 shows the schematic diagram of a synchronous buck regulator with an output voltage set at 3.3 V and a rated load current of 6 A. The RT resistor of 33.2 kΩ sets the switching frequency at 400 kHz.

In this example, the target half-load and full-load efficiencies are 94.5% and 91.5%, respectively, based on a nominal input voltage of 12 V that ranges from 4 V to 36 V. The switching frequency is set at 400 kHz. The BIAS input is connected to the 3.3-V output, thus reducing IC bias power dissipation and improving efficiency performance.




Figure 9-20. Application Circuit 2 – 3.3 V, 6 A at 400 kHz

注

Depending on the source impedance of the input supply bus, an electrolytic capacitor can be required at the input for stability, particularly at low input voltage and high output current operating conditions. See the [Power Supply Recommendations](#) for more detail.

9.2.2.1 Design Requirements

Table 9-5 shows the intended input, output, and performance parameters for this application example. Note that during cold-crank operation when the input voltage decreases to 4 V, the converter operates close to dropout but the output voltage remains at its 3.3-V setpoint.

Table 9-5. Design Parameters

DESIGN PARAMETER	VALUE
Input voltage range, steady state	4 V to 36 V
Maximum transient input voltage, load dump	42 V
Output voltage and full-load current	3.3 V, 6 A
Switching frequency	400 kHz
Output voltage regulation	±1%
IC input current, no-load	< 10 μA
IC shutdown current	< 1 μA

表 9-6 gives the selected buck converter power-stage components with availability from multiple vendors. This design uses a low-DCR inductor and all-ceramic output capacitor implementation.

表 9-6. List of Materials for Application Circuit 2


REF DES	QTY	SPECIFICATION	VENDOR ⁽¹⁾	PART NUMBER	
C _{IN}	4	10 μF, 50 V, X7R, 1210, ceramic, AEC-Q200	AVX	12105C106K4T2A	
			TDK	CNA6P1X7R1H106K	
		10 μF, 50 V, X7S, 1210, ceramic, AEC-Q200	Murata	GCM32EC71H106KA03	
			TDK	CGA6P3X7S1H106M	
C _{OUT}	2	100 μF, 6.3 V, X7S, 1210, ceramic, AEC-Q200	Murata	GRT32EC70J107ME13	
	3	47 μF, 6.3 V, X7R, 1210, ceramic, AEC-Q200	Murata	GCM32ER70J476KE19L	
			Taiyo Yuden	JMK325B7476KMHTR	
L _O	1	3.3 μH, 13.3 mΩ, 8.4 A, 5.0 × 5.0 × 3.1 mm, AEC-Q200	Coilcraft	XGL5030-332MEC	
		3.3 μH, 10 mΩ, 8.6 A, 5.5 × 5.3 × 5.1 mm, AEC-Q200	Coilcraft	XGL5050-332MEC	
		3.3 μH, 22.5 mΩ, 8.3 A, 6.9 × 6.8 × 2.8 mm, AEC-Q200	Cyntec	VCMT063T-3R3MN5TM	
		3.3 μH, 19 mΩ, 16.6 A, 7.3 × 6.6 × 4.8 mm, AEC-Q200	Würth Elektronik	74437349033	
		3.3 μH, 17.1 mΩ, 7.6 A, 7.0 × 6.5 × 4.5 mm, AEC-Q200	TDK	SPM6545VT-3R3M-D	
U ₁	1	LM63460-Q1 synchronous buck converter, AEC-Q100	AUTO	Texas Instruments	LM63460AASQRYFRQ1
			FPWM		LM63460AFSQRYFRQ1


(1) See the [Third-Party Products Disclaimer](#).

9.2.2.2 Detailed Design Procedure


Refer to [セクション 9.2.1.2](#) for detail related to component selection for this 400-kHz design.

9.2.2.3 Application Curves


Unless otherwise indicated, $V_{IN} = 12\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 6\text{ A}$, $f_{SW} = 400\text{ kHz}$, AUTO mode, and $T_A = 25^\circ\text{C}$.  [9-20](#) shows the circuit schematic with relevant BOM components specified in [表 9-6](#).





 **9-21. LM63460-Q1 Efficiency**




 **9-22. LM63460-Q1 Load and Line Regulation**



 **9-23. LM63460-Q1 Start-Up, 6-A Resistive Load**



 **9-24. LM63460-Q1 Enable On/Off, 6-A Resistive Load**




図 9-25. LM63460-Q1 Load Transient,
 $I_{OUT} = 3 \text{ A to } 6 \text{ A}$




図 9-26. LM63460-Q1 Load Transient,
 $I_{OUT} = 0 \text{ A to } 6 \text{ A}$




図 9-27. LM63460-Q1 Short Circuit Hiccup




図 9-28. LM63460-Q1 Short Circuit Recovery to No Load

9.3 Power Supply Recommendations

The characteristics of the input supply must be compatible with the [Absolute Maximum Ratings](#) and [Recommended Operating Conditions](#) in this data sheet. In addition, the input supply must be capable of delivering the required input current to the loaded converter. Estimate the average input current with 式 15.

$$I_{IN} = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \cdot \eta} \quad (15)$$

where

- η is the efficiency.

If the converter is connected to an input supply through long wires or PCB traces with a large impedance, take special care to achieve stable performance. The parasitic inductance and resistance of the input cables can have an adverse affect on converter operation. The parasitic inductance in combination with the low-ESR ceramic input capacitors form an underdamped resonant circuit, possibly resulting in instability and voltage transients each time the input supply is cycled ON and OFF. The parasitic resistance causes the input voltage to

dip during a load transient. If the converter is operating close to the minimum input voltage, this dip can cause false UVLO triggering and a system reset.

The best way to solve such issues is to reduce the distance from the input supply to the converter and use an electrolytic input capacitor in parallel with the ceramics. The moderate ESR of the electrolytic capacitor helps damp the input resonant circuit and reduce any overshoot or undershoot at the input. A capacitance in the range of 47 μF to 100 μF is usually sufficient to provide input parallel damping and helps hold the input voltage steady during large load transients. An ESR of 0.1 Ω to 0.4 Ω provides enough damping for most input circuit configurations.

The input voltage must not be allowed to suddenly fall below the output voltage. In this scenario, such as a shorted input test, the output capacitors discharge through the body diode of the internal high-side power MOSFET. The current is effectively uncontrolled during this condition, possibly causing damage to the device. If this scenario is considered likely, then connect a Schottky bypass diode between the output and the input supply.

9.4 Layout

9.4.1 Layout Guidelines

Proper PCB design and layout is important in high-current, fast-switching converter circuits (with high current and voltage slew rates) to achieve reliable device operation and design robustness. Furthermore, the EMI performance of the converter depends to a large extent on PCB layout.

Figure 9-29 denotes the high-frequency switching power loops of the LM63460-Q1 power stage. The topological architecture of a buck converter means that particularly high di/dt current flows in the power MOSFETs and input capacitors, and reducing the parasitic inductance by minimizing the effective power loop areas becomes mandatory. For the LM63460-Q1 in particular, note the dual and symmetrical arrangement of the input capacitors based on the VIN and PGND pins located on each side of the IC package. The high-frequency currents are split in two and effectively flow in opposing directions such that the related magnetic fields contributions cancel each other, leading to improved EMI performance.




Figure 9-29. Input Current Loops

The following list summarizes the essential guidelines for PCB layout and component placement to optimize DC/DC converter performance, including thermals and EMI signature. Figure 9-30 shows a recommended layout of the LM63460-Q1 with optimized placement and routing of the power-stage and small-signal components.

- Place the input capacitors as close as possible to the input pin pairs [VIN1, PGND1] and [VIN2, PGND2]: The respective VIN and PGND pins pairs are close together (with an NC pin in between to increase clearance), thus simplifying input capacitor placement. The Enhanced HotRod QFN package provides VIN and PGND pins on either side of the package to enable a symmetrical layout that helps to minimize switching noise and EMI.

- Use low-ESR ceramic capacitors with X7R or X7S dielectric from VIN1 to PGND1 and VIN2 to PGND2. Place an 0402 capacitor close to each pin pair for high-frequency bypass as shown in [Figure 9-30](#). Use an adjacent 1206 or 1210 capacitor on each side for bulk capacitance.
- Ground return paths for both the input and output capacitors must consist of localized top-side planes that connect to the PGND1 and PGND2 pins.
- Use a wide polygon plane on a lower PCB layer to connect VIN1 and VIN2 together and to the input supply.
- *Use a solid ground plane on the PCB layer beneath the top layer with the IC:* This plane acts as a noise shield and a heat dissipation path. Using the PCB layer directly below the IC minimizes the magnetic field associated with the currents in the switching loops, thus reducing parasitic inductance and switch voltage overshoot and ringing. Use numerous thermal vias near PGND1 and PGND2 for heatsinking to the inner ground planes.
- *Make the VIN, VOUT, and GND bus connections as wide as possible:* These paths must be wide and direct as possible to reduce any voltage drops on the input or output paths of the converter, thus maximizing efficiency.
- *Locate the buck inductor close to the SW1, SW2, and SW3 pins:* Use a short, wide connection trace from the converter SW pins to the inductor. At the same time, minimize the length (and area) of this high-dv/dt surface to help reduce capacitive coupling and radiated EMI. Connect the dotted terminal of the inductor to the SW pins.
- *Place the VCC and BOOT capacitors close to their respective pins:* The VCC and BOOT capacitors represent the supplies for the internal low-side and high-side MOSFET gate drivers, respectively, and thus carry high-frequency currents. Locate C_{VCC} close to the VCC pin and place a GND via at its return terminal to connect to the GND plane and thus back to IC GND at the exposed pad. Connect C_{BOOT} close to the CBOOT and SW4 pins.
- *Place the feedback divider as close as possible to the FB pin:* Reduce noise sensitivity of the output voltage feedback path by placing the resistor divider close to the FB pin, rather than close to the load. This placement reduces the FB trace length and related noise coupling. The FB pin is the input to the voltage-loop error amplifier and represents a high-impedance node sensitive to noise. The connection to V_{OUT} can be somewhat longer. However, this latter trace must not be routed near any noise source (such as the switch node) that can capacitively couple into the feedback path of the converter.
- *Provide enough PCB area for proper heatsinking:* Use sufficient copper area to achieve a low thermal impedance commensurate with the maximum load current and ambient temperature conditions. Provide adequate heatsinking for the LM63460-Q1 to keep the junction temperature below 150°C. For operation at full rated load, the top-side ground plane is an important heat-dissipating area. Use an array of heat-sinking vias to connect the exposed pad (GND) of the package to the PCB ground plane. If the PCB has multiple copper layers, connect these thermal vias to inner-layer ground planes. Make the top and bottom PCB layers preferably with two-ounce copper thickness (and no less than one ounce).

9.4.1.1 Thermal Design and Layout


For a DC/DC converter to be useful over a particular temperature range, the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The LM63460-Q1 converter is available in a small 3.5-mm × 4-mm 22-pin Enhanced HotRod QFN (RYF) package to cover a range of application requirements. The [Thermal Information](#) table summarizes the thermal metrics of this package, with related detail provided by the [Semiconductor and IC Package Thermal Metrics Application Report](#).

The 22-pin Enhanced HotRod QFN package offers a means of removing heat from the semiconductor die through the exposed thermal pad at the base of the package. The exposed pad of the package is thermally connected to the substrate of the LM63460-Q1 device (ground). This allows a significant improvement in heatsinking, and it becomes imperative that the PCB is designed with thermal lands, thermal vias, and one or more ground planes to complete the heat removal subsystem. The exposed pad of the LM63460-Q1 is soldered to the ground-connected copper land on the PCB directly underneath the device package, reducing the IC thermal resistance to a very low value.

Preferably, use a four-layer board with 2-oz copper thickness for all layers to provide low impedance, proper shielding and lower thermal resistance. Numerous vias with a 0.3-mm diameter connected from the thermal land

(and from the area around the PGND1 and PGND2 pins) to the internal and solder-side ground planes are vital to promote heat transfer. In a multi-layer PCB design, a solid ground plane is typically placed on the PCB layer below the power-stage components. Not only does this provide a plane for the power-stage currents to flow, but it also represents a thermally conductive path away from the heat-generating devices.

9.4.2 Layout Example



9-30. PCB Layout Example

10 Device and Documentation Support

10.1 Device Support

10.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

10.1.2 Development Support

With an input operating voltage as low as 3 V and up to 36 V as specified in [表 10-1](#), the LM6k-Q1 family of automotive synchronous buck converters from TI provides flexibility, scalability and optimized design size for a range of applications. These converters enable DC/DC designs with high density, low EMI and increased flexibility. Available EMI mitigation features include pseudo-random spread spectrum (PRSS), integrated input bypass capacitors, RBOOT-configured switch-node slew rate control, and optimized package design with symmetrical VIN and PGND pins that shield a small switch-node copper area. All converters are rated for a maximum operating junction temperature of 150°C, have AEC-Q100 grade 1 qualification, and are [functional safety capable](#).

表 10-1. Automotive Synchronous Buck DC/DC Converter Family

DC/DC CONVERTER	RATED I _{OUT}	PACKAGE	FEATURES	EMI MITIGATION
LM60430-Q1 , LM60440-Q1	3 A, 4 A	WQFN (13)	400 kHz fixed f _{SW} , 3 × 2-mm package	Shielded switch node
LM63610-Q1 , LM63615-Q1 , LM63625-Q1 , LM63635-Q1	1 A, 1.5 A, 2.5 A, 3.25 A	WSON (12), HTSSOP (16)	RT adjustable f _{SW} , MODE/SYNC	PRSS
LM61430-Q1 , LM61435-Q1 , LM61440-Q1 , LM61460-Q1	3 A, 3.5 A, 4 A, 6 A	VQFN-HR (14)	RT adjustable f _{SW} , EN/SYNC	PRSS, RBOOT
LM62435-Q1 , LM62440-Q1	3.5 A, 4 A		2.1 MHz default f _{SW} , MODE/SYNC	
LMQ61460-Q1	6 A		RT adjustable f _{SW} , EN/SYNC	PRSS, RBOOT, integrated capacitors
LMQ62440-Q1	4 A		2.1 MHz default f _{SW} , MODE/SYNC	
LM62460-Q1 , LM61480-Q1 , LM61495-Q1	6 A, 8 A, 10 A	VQFN-HR (16)	RT adjustable f _{SW} , MODE/SYNC	DRSS, RBOOT
LM63460-Q1	6 A	VQFN-FCRLF (22)	RT adjustable f _{SW} , EN/SYNC, pin FMEA	PRSS
LM64460-Q1			2.1 MHz default f _{SW} , MODE/SYNC, pin FMEA	

For development support see the following:

- [LM63460-Q1 EVM User's Guide](#)
- [LM63460-Q1 Quickstart Calculator](#)
- [LM63460-Q1 Simulation Models](#)
- [LM63460-Q1 EVM Altium Layout Files](#)
- For TI's reference design library, visit [TI Designs](#).
- For TI's WEBENCH Design Environment, visit the [WEBENCH® Design Center](#).
- To design a low-EMI power supply, review TI's comprehensive [EMI Training Series](#).
- TI Reference Designs:
 - [30-W Power For Automotive Dual USB Type-C™ Charge Port Reference Design](#)
 - [High Efficiency, Low Noise, 5-V/3.3-V/1.8-V/1.1-V Automotive Display Reference Design](#)
- Technical Articles:
 - [How Device-level Features And Package Options Can Help Minimize EMI In Automotive Designs](#)
 - [Optimizing Flip-chip IC Thermal Performance In Automotive Designs](#)
 - [Powering Levels Of Autonomy: A Quick Guide To DC/DC Solutions For SAE Autonomy Levels](#)
 - [Powering Infotainment Systems Of The Future](#)
- To view related devices of this product, see the [LM64460-Q1](#) 6-A converter and the [TPSM63606](#) 6-A power module.

10.1.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the LM63460-Q1 converter with WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance.
- Run thermal simulations to understand board thermal performance.
- Export customized schematic and layout into popular CAD formats.
- Print PDF reports for the design, and share the design with colleagues.

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

10.2 Documentation Support

10.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [An Engineer's Guide To EMI In DC/DC Regulators](#) e-book
- Texas Instruments, [Enhanced HotRod™ QFN Package: Achieving Low EMI Performance in Industry's Smallest 4-A Converter](#) application report
- Texas Instruments, [Designing High Performance, Low-EMI, Automotive Power Supplies](#) application report
- Texas Instruments, [EMI Filter Components And Their Nonidealities For Automotive DC/DC Regulators](#) technical brief
- Texas Instruments, [AN-2020 Thermal Design By Insight, Not Hindsight](#) application report
- Texas Instruments, [AN-2162 Simple Success With Conducted EMI From DC/DC Converters Application Report](#) application report
- Texas Instruments, [Practical Thermal Design With DC/DC Power Modules](#) application report

10.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

10.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

10.5 Trademarks

HotRod™ and TI E2E™ are trademarks of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.7 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM63460AASQRYFRQ1	ACTIVE	VQFN-FCRLF	RYF	22	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	6346AAS	Samples
LM63460AFSQRYFRQ1	ACTIVE	VQFN-FCRLF	RYF	22	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	6346AFS	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM63460AASQRYFRQ1	VQFN-FCRLF	RYF	22	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1
LM63460AFSQRYFRQ1	VQFN-FCRLF	RYF	22	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM63460AASQRYFRQ1	VQFN-FCRLF	RYF	22	3000	367.0	367.0	35.0
LM63460AFSQRYFRQ1	VQFN-FCRLF	RYF	22	3000	367.0	367.0	35.0




4226203/B 12/2020

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



LAND PATTERN EXAMPLE
 EXPOSED METAL SHOWN
 SCALE: 15X




SOLDER MASK DETAILS

4226203/B 12/2020

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD:
 81% PRINTED SOLDER COVERAGE BY AREA

SCALE: 15X

4226203/B 12/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](https://www.ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated