







LMP8645, LMP8645HV JAJSOI8H - NOVEMBER 2009 - REVISED MAY 2022

LMP8645、LMP8645HV 高精度、高電圧電流センス・アンプ

1 特長

- 標準値、T_A = 25℃
- 広い同相電圧範囲
 - LMP8645:–2V~42V
 - LMP8645HV:–2V~76V
- ・ 電源電圧範囲:2.7V~12V
- ٠ ゲインを単一の抵抗で設定可能
- 可変ゲインの最大精度 (外付け抵抗あり):2%
- トランスコンダクタンス:200µA/V
- 低いオフセット電圧:1mV
- 入力バイアス:12µA •
- PSRR:90dB
- CMRR:95dB •
- 温度範囲:-40℃~125℃ •
- 6ピン SOT パッケージ

2 アプリケーション

- ハイサイド電流センス
- 車両電流測定
- モータ制御
- バッテリ監視
- リモート・センシング
- パワー・マネージメント

3 概要


LMP8645 および LMP8645HV デバイスは、高精度の電 流検出アンプで、高い入力同相電圧が存在する検出抵抗 の両端間に小さな差動電圧を検出します。

LMP8645 は 2.7V~12V の電源電圧範囲で動作し、-2V ~42Vの同相電圧範囲の入力信号を受け付けます。 LMP845HV は、-2V~76V の同相電圧範囲の入力信号 を受け付けます。LMP8645 とLMP845HV は、電源電流 と高い同相電圧が決定要因であるアプリケーション向けの 可変ゲインを備えています。ゲインは単一の抵抗で設定さ れるため、高いレベルの柔軟性に加え、ゲイン設定抵抗を 含めて 2% (最大値)の低い精度も実現します。出力はバ ッファされており、低出力インピーダンスを実現します。こ のハイサイド電流センス・アンプは、DC またはバッテリ駆 動システムの電流センシングおよび監視に理想的であり、 全温度範囲にわたって AC および DC の仕様が非常に 優れ、電流センス・ループの誤差を最小限に抑えます。 LMP8645 は産業、車載、コンシューマ機器に最適な選択 肢で、SOT-6 パッケージで供給されます。

制品情報(1)

	200 HO 113 110	
部品番号	パッケージ	本体サイズ (公称)
LMP8645	SOT (6)	1.60mm×2.90mm
LMP8645HV	301 (0)	1.001111~2.9011111

利用可能なパッケージについては、このデータシートの末尾にあ (1)る注文情報を参照してください。



代表的なアプリケーション



英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 🐼 www.ti.com で閲覧でき、その内容が常に優先されます。 TI では翻訳の正確性および妥当性につきましては一切保証いたしません。 実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。



Page

Page

Table of Contents

1	特長1	1
	アプリケーション1	1
3	概要1	1
4	Revision History	2
	Pin Configuration and Functions	
6	Specifications	3
	6.1 Absolute Maximum Ratings	
	6.2 ESD Ratings	3
	6.3 Recommended Operating Conditions4	1
	6.4 Thermal Information4	1
	6.5 2.7-V Electrical Characteristics	5
	6.6 5-V Electrical Characteristics6	3
	6.7 12-V Electrical Characteristics7	
	6.8 Typical Characteristics	3
7	Detailed Description11	
	7.1 Overview	
	7.2 Functional Block Diagram12	
	7.3 Feature Description12	2

7.4 Device Functional Modes	.13
8 Application and Implementation	. 18
8.1 Application Information	
8.2 Typical Applications	
9 Power Supply Recommendations	.20
10 Layout	.21
10.1 Layout Guidelines	
10.2 Layout Example	.21
11 Device and Documentation Support	.22
11.1 Device Support	.22
11.2 Documentation Support	22
11.3 Receiving Notification of Documentation Updates.	. 22
11.4 サポート・リソース	.22
11.5 Trademarks	. 22
11.6 Electrostatic Discharge Caution	. 22
11.7 Glossary	
12 Mechanical, Packaging, and Orderable	
Information	. 22

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision G (September 2015) to Revision H (May 2022)

- 文書全体にわたって表、図、相互参照の採番方法を更新......1

Changes from Revision F (March 2013) to Revision G (September 2015)

「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加。

CI	hanges from Revision E (March 2013) to Revision F (March 2013)	Page
•	Changed layout of National Data Sheet to TI format	19



5 Pin Configuration and Functions




図 5-1. DD Package 6-Pin SOT Top View

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		DESCRIPTION
V _{OUT}	1	0	Single-ended output
V-	2	Р	Negative supply voltage
+IN	3	I	Positive input
-IN	4	I	Negative input
R _G	5	I/O	External gain resistor
V ⁺	6	Р	Positive supply voltage

6 Specifications 6.1 Absolute Maximum Ratings

See (1) (2) (3)

		MI	N N	IAX	UNIT
Supply Voltage (V _S = V ⁺ - V ⁻)			1	3.2	V
Differential voltage +IN- (-IN)				6	V
Voltage at pins +IN, -IN	LMP8645HV	(3	80	V
	LMP8645	(3	60	V
Voltage at R _G pin			1	3.2	V
Voltage at OUT pin		V	-	V ⁺	V
Junction temperature ⁽²⁾				150	°C
Storage temperature, T _{stg}		-6	5	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The maximum power dissipation must be derated at elevated temperatures and is dictated by $T_{J(MAX)}$, $R_{\theta JA}$, and the ambient temperature, T_A . The maximum allowable power dissipation $P_{DMAX} = (T_{J(MAX)} - T_A)/R_{\theta JA}$ or the number given in Absolute Maximum Ratings, whichever is lower.

(3) For soldering specifications, refer to SNOA549

6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/	All pins except 3 and 4	±2000	
V	Electrostatic	JEDEC JS-001 ⁽¹⁾ (3)	Pins 3 and 4	±5000	V
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC spec	ification JESD22-C101 ⁽²⁾	±1250	v
		Machine Model		±200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.



- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- (3) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

6.3 Recommended Operating Conditions

	MIN	MAX	UNIT
Supply voltage ($V_S = V^+ - V^-$)	2.7	12	V
Temperature range ⁽¹⁾	-40	125	°C

(1) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{J(MAX)}, R_{θJA}, and the ambient temperature, T_A. The maximum allowable power dissipation P_{DMAX} = (T_{J(MAX)} - T_A)/ R_{θJA} or the number given in Absolute Maximum Ratings, whichever is lower.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	LMV8645, LMV8645HV	
	DDC (SOT)	UNIT
	6 PINS	
R _{0JA} Junction-to-ambient thermal resistance ⁽²⁾	96	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

(2) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{J(MAX)}, R_{θJA}, and the ambient temperature, T_A. The maximum allowable power dissipation P_{DMAX} = (T_{J(MAX)} - T_A)/ R_{θJA} or the number given in Absolute Maximum Ratings, whichever is lower.

6.5 2.7-V Electrical Characteristics

Unless otherwise specified, all limits specified for at $T_A = 25^{\circ}$ C, $V_S = V^+ - V^-$, $V^+ = 2.7$ V, $V^- = 0$ V, -2 V < V_{CM} < 76 V, $R_G = 25$ k Ω , $R_L = 10$ M Ω .⁽¹⁾

	PARAMETER	TEST	CONDITIONS	MIN ⁽³⁾	TYP ⁽²⁾	MAX ⁽³⁾	UNIT
V	Input Offect Veltage	<u> </u>		-1		1	m\/
V _{OS}	Input Offset Voltage	V _{CM} = 2.1 V	At the temperature extremes	-1.7		1.7	mV
TCV _{OS}	Input Offset Voltage Drift ⁽⁴⁾ (6)	V _{CM} = 2.1 V				7	µV/°C
IB	Input Bias Current ⁽⁷⁾	V _{CM} = 2.1 V			12	20	μA
e _{ni}	Input Voltage Noise ⁽⁶⁾	f > 10 kHz, R _G = 5 kΩ			120		nV/√ Hz
V _{SENSE(MA} X)	Max Input Sense Voltage ⁽⁶⁾	V_{CM} = 12 V, R_{G} = 5 k Ω			600		mV
Gain A _V	Adjustable Gain Setting ⁽⁶⁾	V _{CM} = 12 V		1		100	V/V
	Transconductance	V _{CM} = 2.1 V			200		μA/V
Gm	Accuracy	V _{CM} = 2.1 V		-2%		2%	
GIII	Accuracy	V _{CM} - 2.1 V	At the temperature extremes	-3.4%		3.4%	
	Gm drift ⁽⁶⁾	-40°C to 125°C, V _{CM} = 2	1 V			140	ppm /°C
PSRR	Power Supply Rejection Ratio	V _{CM} = 2.1 V, 2.7 V < V ⁺ <	< 12 V	90			dB
CMRR	Common-Mode Rejection	LMP8645HV 2.1 V < V _{CN} LMP8645 2.1 V < V _{CM} < 2		95			dB
	Ratio	–2 V <v<sub>CM < 2 V</v<sub>		60			
		$ \begin{array}{l} R_{G} = 10 \; k\Omega, C_{G} = 4 \; pF \; V \\ C_{L} = 30 \; pF \; , R_{L} = 1 \; M\Omega \end{array} $	/ _{SENSE} = 400 mV,		990		
BW	-3-dB Bandwidth ⁽⁶⁾	$\label{eq:RG} \begin{array}{l} R_{\mathrm{G}} = 25 \ \mathrm{k}\Omega, \ C_{\mathrm{G}} = 4 \ \mathrm{pF}, \ V \\ C_{\mathrm{L}} = 30 \ \mathrm{pF}, \ R_{\mathrm{L}} = 1 \ \mathrm{M}\Omega \end{array}$	/ _{SENSE} = 200 mV,		260	200 2% 3.4% 140 990 260 135 0.5 380 525 710 2000 2500 2700	kHz
		$\label{eq:Rg} \begin{array}{l} Rg = 50 \; k\Omega, \; C_{G} = 4 \; pF, \; V \\ C_{L} = 30 \; pF, \; R_{L} = 1 \; M\Omega \end{array}$	/ _{SENSE} = 100 mV,		135		
SR	Slew Rate ⁽⁵⁾ ⁽⁶⁾	V_{CM} = 5 V, C_{G} = 4 pF, V_{S} to 175 mV, C_{L} = 30 pF, R			0.5		V/µs
		V - 2 1 V			380	525	
	Supply Current	V _{CM} = 2.1 V	At the temperature extremes			710	uA
I _S	Supply Current	V _{CM} = -2 V			2000	2500	uA
		V CM2 V	At the temperature extremes			2700	
V	Maximum Output Voltage	V _{CM} = 2.1 V, Rg = 500 kG	2	1.2			V
V _{OUT}	Minimum Output Voltage	V _{CM} = 2.1 V				20	mV
	Output ourront(6)	Sourcing, V _{OUT} = 600 m\	/, Rg = 150 kΩ		5		
IOUT	Output current ⁽⁶⁾	Sinking, V _{OUT} = 600 mV,	Rg = 150 kΩ		5	100 2% 3.4% 140 525 710 2500 2700 20	mA
C _{LOAD}	Max Output Capacitance Load ⁽⁶⁾				30		pF

(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T_J = T_A. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T_J > T_A.

(2) Typical values represent the most likely parametric norm at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(3) All limits are specified by testing, design, or statistical analysis.

(4) Offset voltage temperature drift is determined by dividing the change in V_{OS} at the temperature extremes by the total temperature change.

(5) The number specified is the average of rising and falling slew rates and measured at 90% to 10%.

(6) This parameter is specified by design and/or characterization and is not tested in production.

(7) Positive Bias Current corresponds to current flowing into the device.



6.6 5-V Electrical Characteristics

Unless otherwise specified, all limits specified for at $T_A = 25^{\circ}C$, $V_S = V^+ - V^-$, $V^+ = 5 V$, $V^- = 0 V$, $-2 V < V_{CM} < 76 V$, $R_g = 25 k\Omega$, $R_L = 10 M\Omega$.⁽¹⁾

	PARAMETER	TEST	CONDITIONS	MIN ⁽³⁾	TYP ⁽²⁾	MAX ⁽³⁾	UNIT
	Input Offeet Veltere	V = 2.1 V		-1		1	m)/
V _{OS}	Input Offset Voltage	V _{CM} = 2.1 V	At the temperature extremes	-1.7		1.7	mV
TCV _{OS}	Input Offset Voltage Drift ⁽⁴⁾	V _{CM} = 2.1 V				7	µV/°C
IB	Input Bias Current ⁽⁷⁾	V _{CM} = 2.1 V			12.5	22	μA
e _{ni}	Input Voltage Noise ⁽⁶⁾	f > 10 kHz, R _G = 5 kΩ			120		nV/√ Hz
V _{SENSE(MA} X)	Max Input Sense Voltage ⁽⁶⁾	V_{CM} = 12 V, R_{G} = 5 k Ω			600		mV
Gain A _V	Adjustable Gain Setting ⁽⁶⁾	V _{CM} = 12 V	/ _{CM} = 12 V			100	V/V
	Transconductance	V _{CM} = 2.1 V			200		μA/V
Gm	Accuracy	V _{CM} = 2.1 V		-2%		2%	
GIII	Accuracy	V _{CM} - 2.1 V	At the temperature extremes	-3.4%		3.4%	
	Gm drift ⁽⁶⁾	-40°C to 125°C, V _{CM} = 2	1 V			140	ppm /°C
PSRR	Power Supply Rejection Ratio	V _{CM} = 2.1 V, 2.7 V < V ⁺ <	< 12 V	90			dB
CMRR	Common-Mode Rejection Ratio	LMP8645HV 2.1 V < V _{CN} LMP8645 2.1 V < V _{CM} <	₁ < 76 V 42 V	95			dB
	Rallo	-2 V < V _{CM} < 2 V		60			
		R_G = 10 kΩ, C_G = 4 pF, V C _L = 30 pF, R _L = 1 MΩ	_{SENSE} = 400 mV,		850		
BW	-3-dB Bandwidth ⁽⁶⁾	$ \begin{array}{l} R_{G} \texttt{=} \ \texttt{25} \ \texttt{k}\Omega, \ C_{G} \texttt{=} \ \texttt{4} \ \texttt{pF}, \ V \\ C_{L} \texttt{=} \ \texttt{30} \ \texttt{pF}, \ R_{L} \texttt{=} \ \texttt{1} \ M\Omega \end{array} $	_{SENSE} = 300 mV,		260	1.7 7 .5 22 20 100 00 2% 3.4% 140 50 50 60 50 50 60 50 60 20 20 20 20 2% 3.4% 140 50 50 50 60 2800 3030 222 5 5 5	kHz
		$ \begin{array}{l} R_{G}\texttt{=} 50 \text{ k}\Omega, \ C_{G}\texttt{=} 4 \text{ pF}, \ V\\ C_{L}\texttt{=} 30 \text{ pF}, \ R_{L}\texttt{=} 1 \text{ M}\Omega \end{array} $	_{SENSE} = 300 mV,		140		
SR	Slew Rate ⁽⁵⁾ ⁽⁶⁾	V_{CM} = 5 V, C_{G} = 4 pF, V_{S} to 500 mV, C_{L} = 30 pF, R			0.5		V/µs
		V _{CM} = 2.1 V			450	610	
1-	Supply Current	V CM - 2.1 V	At the temperature extremes			780	uA
I _S	Supply Current	V _{CM} = -2 V			2100	2800	uA
		V CM2 V	At the temperature extremes			3030	
V	Maximum Output Voltage	V_{CM} = 5 V, Rg = 500 k Ω		3.3			V
V _{OUT}	Minimum Output Voltage	V _{CM} = 2.1 V				22	mV
	Output current ⁽⁶⁾	Sourcing, V _{OUT} = 1.65 V,	Rg = 150 kΩ		5		
I _{OUT}		Sinking, V _{OUT} = 1.65 V, F	Rg = 150 kΩ		5	7 22 100 2% 3.4% 140 	mA
C _{LOAD}	Max Output Capacitance Load ⁽⁶⁾				30		pF

(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T_J = T_A. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T_J > T_A.

(2) Typical values represent the most likely parametric norm at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(3) All limits are specified by testing, design, or statistical analysis.

- (4) Offset voltage temperature drift is determined by dividing the change in V_{OS} at the temperature extremes by the total temperature change.
- (5) The number specified is the average of rising and falling slew rates and measured at 90% to 10%.
- (6) This parameter is specified by design and/or characterization and is not tested in production.
- (7) Positive Bias Current corresponds to current flowing into the device.

6.7 12-V Electrical Characteristics

Unless otherwise specified, all limits specified for at $T_A = 25^{\circ}C$, $V_S = V^+ - V^-$, $V^+ = 12 V$, $V^- = 0 V$, $-2 V < V_{CM} < 76 V$, $R_g = 25 k\Omega$, $R_L = 10 M\Omega$.⁽¹⁾

	PARAMETER	TEST	CONDITIONS	MIN ⁽³⁾	TYP ⁽²⁾	MAX ⁽³⁾	UNIT
V _{OS}	Input Offset Voltage	V _{CM} = 2.1 V	At the temperature outrom	-1 -1.7		1	mV
TCV _{OS}	Input Offset Voltage Drift ⁽⁴⁾	V _{CM} = 2.1 V	At the temperature extremes	-1.7		7	µV/°C
IB	Input Bias Current ⁽⁷⁾	V _{CM} = 2.1 V			13	23	μA
e _{ni}	Input Voltage Noise ⁽⁶⁾	f > 10 kHz, R _G = 5 kΩ			120		nV/√ Hz
V _{SENSE(MA} X)	Max Input Sense Voltage ⁽⁶⁾	V_{CM} = 12 V, R_{G} = 5 k Ω			600		mV
Gain A _V	Adjustable Gain Setting ⁽⁶⁾	V _{CM} = 12 V		1		100	V/V
	Transconductance	V _{CM} = 2.1 V			200		μA/V
Cm	A	<u> </u>		-2%		2%	
Gm	Accuracy	V _{CM} = 2.1 V	At the temperature extremes	-3.4%		3.4%	
	Gm drift ⁽⁶⁾	-40°C to 125°C, V _{CM} = 2	.1 V			140	ppm /°C
PSRR	Power Supply Rejection Ratio	V _{CM} = 2.1 V, 2.7 V <v<sup>+ <</v<sup>	12 V	90			dB
CMRR	Common-Mode Rejection	LMP8645HV 2.1 V < V _{CN} LMP8645 2.1 V < V _{CM} < 4		95			dB
	Ratio	–2 V < V _{CM} < 2 V		60			
		$\label{eq:RG} \begin{array}{l} R_{\mathrm{G}} = 10 \; k\Omega, \; C_{\mathrm{G}} = 4 \; pF, \; V \\ C_{\mathrm{L}} = 30 \; pF, \; R_{\mathrm{L}} = 1 \; M\Omega \end{array}$	V _{SENSE} = 400 mV,		860		
BW	−3-dB Bandwidth ⁽⁶⁾	$\label{eq:RG} \begin{array}{l} R_{G} = 25 \; k\Omega, \; C_{G} = 4 \; pF, \; V \\ C_{L} = 30 \; pF, \; R_{L} = 1 \; M\Omega \end{array}$	V _{SENSE} = 400 mV,		260	13 23 120 100 600 100 200 2% 3.4% 140 3.4% 140 3.4% 140 600 140 260 140 260 200 140 260 2200 2900 2200 2900 3110 24 5 26 5 26	kHz
		$\label{eq:RG} \begin{array}{l} R_{G} = 50 \; k\Omega, \; C_{G} = 4 \; pF, \; V \\ C_{L} = 30 \; pF, \; R_{L} = 1 \; M\Omega \end{array}$	V _{SENSE} = 400 mV,		140		
SR	Slew Rate ⁽⁵⁾ ⁽⁶⁾	V_{CM} = 5 V, C_{G} = 4 pF, V_{S} to 500 mV, C_{L} = 30 pF, R			0.6		V/µs
		V _{CM} = 2.1 V			555	765	
	Supply Current	V _{CM} - 2.1 V	At the temperature extremes			920	uA
I _S	Supply Current	V _{CM} = -2 V	At the temperature extremes		2200		uA
	Maximum Output Voltage	V _{CM} = 12 V, R _G = 500 kΩ		10.2			V
V _{OUT}	Minimum Output Voltage	$V_{CM} = 2.1 V$				24	mV
		Sourcing, $V_{OUT} = 5.25 V$,	Rg = 150 kΩ		5	-	
I _{OUT}	Output current ⁽⁶⁾	Sinking, V _{OUT} = 5.25 V, F	•			1.7 7 23 100 2% 3.4% 140 140 92% 765 920 2900 3110	mA
C _{LOAD}	Max Output Capacitance Load ⁽⁶⁾		-		30		pF

(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T_J = T_A. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T_J > T_A.

(2) Typical values represent the most likely parametric norm at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(3) All limits are specified by testing, design, or statistical analysis.

(4) Offset voltage temperature drift is determined by dividing the change in V_{OS} at the temperature extremes by the total temperature change.

(5) The number specified is the average of rising and falling slew rates and measured at 90% to 10%.


(6) This parameter is specified by design and/or characterization and is not tested in production.

(7) Positive Bias Current corresponds to current flowing into the device.



6.8 Typical Characteristics


Unless otherwise specified: $T_A = 25^{\circ}C$, $V_S = V^+ - V^-$, $V_{SENSE} = +IN - (-IN)$, $R_L = 10 \text{ M}\Omega$.





6.8 Typical Characteristics (continued)


Unless otherwise specified: $T_A = 25^{\circ}C$, $V_S = V^+ - V^-$, $V_{SENSE} = +IN - (-IN)$, $R_L = 10 \text{ M}\Omega$.





6.8 Typical Characteristics (continued)

Unless otherwise specified: T_A = 25°C, V_S= V⁺- V⁻, V_{SENSE}= +IN - (-IN), R_L = 10 M Ω .




7 Detailed Description

7.1 Overview

Operating from a 2.7-V to 12-V supply range, the LMP8645 accepts input signals with a common-mode voltage range of -2 V to 42 V, while the LMP8645HV accepts input signals with a common-mode voltage range of -2 V to 76 V. The LMP8645 and LMP8645HV have adjustable gain, set by a single resistor, for applications where supply current and high common-mode voltage are the determining factors.

7.1.1 Theory of Operation



Z 7-1. Current Monitor Example Circuit

As seen in \boxtimes 7-1, the current flowing through the shunt resistor (R_S) develops a voltage drop equal to V_{SENSE} across R_S . The resulting voltage at the –IN pin will now be less than +IN pin proportional to the V_{SENSE} voltage.

The sense amplifier senses this indifference and increases the gate drive to the MOSFET to increase I_S' current flowing through the R_{IN+} string until the amplifer inputs are equal. In this way, the voltage drop across R_{IN+} now matches the voltage drop across V_{SENSE} .

The R_{IN} resistors are trimmed to a nominal value of 5 k Ω each. The current I_S' flows through R_{IN+}, the MOSFET, and R_{GAIN} to ground. The I_S' current generates the voltage V_G across R_{GAIN}. The gain is created by the ratio of R_{GAIN} and R_{IN}.

A current proportional to I_S is generated according to the following relation:

$$I_{S}' = V_{SENSE} / R_{IN} = R_{S} \times I_{S} / R_{IN}$$

where

This current flows entirely in the external gain resistor developing a voltage drop equal to:

$$V_{G} = I_{S}' \times R_{GAIN} = (V_{SENSE} / R_{IN}) \times R_{GAIN} = ((R_{S} \times I_{S}) / R_{IN}) \times R_{GAIN}$$
(2)

This voltage is buffered and presented at the output with a very low output impedance allowing a very easy interface to other devices (ADC, μ C...).

$$V_{OUT} = (R_S \times I_S) \times G$$
⁽³⁾


where

•
$$G = R_{GAIN} / R_{IN}$$

(1)




7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Driving ADC

The input stage of an Analog-to-Digital converter can be modeled with a resistor and a capacitance versus ground. So if the voltage source does not have a low impedance, an error in the measurement of the amplitude will occur. In this condition a buffer is needed to drive the ADC. The LMP8645 has an internal output buffer able to drive a capacitance load up to 30 pF or the input stage of an ADC. If required an external lowpass RC filter can be added at the output of the LMP8645 to reduce the noise and the bandwidth of the current sense. Any other filter solution that implies a capacitance connected to the R_G pin is not suggested due to the high impedance of that pin.



☑ 7-2. LMP8645 to ADC Interface

7.3.2 Applying Input Voltage With No Supply Voltage

The full specified input common-mode voltage range may be applied to the inputs while the LMP8645 power is off (V+ = 0 V). When the LMP8640 is powered off, the R_{IN} resistors are disconnected internally by MOSFETS and the leakage currents are very low (sub μ A).

The 6-V input differential limit still applies, so at no time should the two inputs be more than 6-V apart. There are also Zener clamps on the inputs to ground, so do not exceed the input limits specified in the *Absolute Maximum Ratings*.



7.4 Device Functional Modes

7.4.1 Selection of the Gain Resistor

For the LMP8645 and LMP8645HV, the gain is selected through an external gain set resistor connected to the R_G pin. Moreover, the gain resistor R_{GAIN} determines the voltage of the output buffer, which is related to the supply voltage and also to the common-mode voltage of the input signal.

7.4.2 Gain Range Limitations

The gain resistor must be chosen such that the theoretical maximum output voltage does not exceed the LMP8645 maximum output voltage rating for a given common-mode voltage. These limits are due to the internal amplifier bias point and the V_{CM} headroom required to generate the required currents across the R_{IN} and R_{GAIN} resistors.

The following sections explain how to select the gain resistor for various ranges of the input common-mode voltage.

7.4.2.1 Range 1: V_{CM} is –2 V to 1.8 V

The maximum voltage at the RG pin is given by the following inequality:

(4)

where

• Vout_max is the maximum allowable output voltage according to the Electrical Tables

All the gain resistors (R_{GAIN}) values which respect the previous inequality are allowed. The graphical representation of \boxtimes 7-3 helps in the selection.

All the combinations (V_{SENSE} , R_{GAIN}) below the curve are allowed.




図 7-3. Allowed Gains for Range 1

As a consequence, once selected, the gain (R_{GAIN}) and the V_{SENSE} range is fixed, too.

For example if an application required a Gain of 10, R_G will be 50 k Ω and V_{SENSE} will be in the range 10 mV to 100 mV.

7.4.2.2 Range 2: V_{CM} is 1.8 V to V_S

In this range, the maximum voltage at the R_G pin is related to the common-mode voltage and V_{SENSE} . So all the R_{GAIN} resistor values which respect the following inequalities are allowed:

where

• V_{RG} = V_{SENSE} * R_{GAIN} * Gm

Copyright © 2022 Texas Instruments Incorporated


(5)



• Vout_max is the maximum allowable output voltage according to the 2.7-V Electrical Characteristics, 5-V Electrical Characteristics, and 12-V Electrical Characteristics.

The graphical representation in \boxtimes 7-4 helps in the selection.

All the combinations (V_{SENSE}, R_{GAIN}) below the curves for given V_{CM} and supply voltage are allowed.



☑ 7-4. Allowed Gains for Range 2

Also in this range, once selected, the $R_{GAIN}\left(Gain\right)$ and the V_{SENSE} range is fixed too.



7.4.2.3 Range 3: V_{CM} is greater than V_S

The maximum voltage at the R_G pin is Vout_max, it means that:


$$V_{OUT} = V_{SENSE} \times R_{GAIN} / R_{IN} \le Vout_{max}$$
(6)

where

• Vout_max is the maximum allowable output voltage according to the Electrical Tables

So all the R_{GAIN} resistors which respect the previous inequality are allowed. The graphical representation in \boxtimes 7-5 helps with the selection.

All the combinations (V_{SENSE} , R_{GAIN}) below the curves are allowed.





Also in this range once selected the R_{GAIN} (Gain) the V_{SENSE} range is fixed too.

From the ranges shown above, a good way to maximize the output voltage swing of the LMP8645 is to select the maximum allowable R_{GAIN} according to the previous equations. For a fixed supply voltage and V_{SENSE} as the common-mode voltage increases, the maximum allowable R_{GAIN} increases too.

7.4.3 Selection of Sense Resistor

The accuracy of the current measurement highly depends on the value of the shunt resistor R_S . Its value depends on the application and it is a compromise between small-signal accuracy and maximum permissible voltage (and power) loss in the sense resistor. High values of R_S provide better accuracy at lower currents by minimizing the effects of amplifier offset. Low values of R_S minimize voltage and power loss in the supply section, but at the expense of low current accuracy. For most applications, best performance is obtained with an R_S value that provides a full-scale shunt voltage range of 100 mV to 200 mV.

In applications where a small current is sensed, a larger value of R_S is selected to minimize the error in the proportional output voltage. Higher resistor value improves the signal-to-noise ratio (SNR) at the input of the current sense amplifier and hence gives a more accurate output.

Similarly when high current is sensed, the power losses in R_S can be significant so a smaller value of R_S is desired. In this condition it is also required to take in account also the power rating of R_S resistor. The low input offset and customizable gain of the LMP8645 allows the use of small sense resistors to reduce power dissipation still providing a good input dynamic range. The input dynamic range is the ratio between the maximum signal that can be measured and the minimum signal that can be detected, where usually the input offset and amplifier noise are the principal limiting factors.








図 7-6. Example of a Kelvin (4-Wire) Connection to a Two-Terminal Resistor

The amplifier inputs should be directly connected to the sense resistor pads using *Kelvin* or *4-wire* connection techniques. The paths of the input traces should be identical, including connectors and vias, so that these errors will be equal and cancel.

7.4.3.1 Resistor Power Rating and Thermal Issues

The power dissipated by the sense resistor can be calculated from:

$$P_{\rm D} = I_{\rm MAX}^{2} * R_{\rm S} \tag{7}$$

where

- P_D is the power dissipated by the resistor in Watts
- I_{MAX} is the maximum load current in A
- R_S is the sense resistor value in Ω .

The resistor must be rated for more than the expected maximum power (P_D), with margin for temperature derating. Be sure to observe any power derating curves provided by the resistor manufacturer.

Running the resistor at higher temperatures will also affect the accuracy. As the resistor heats up, the resistance generally goes up, which will cause a change in the measurement. The sense resistor should have as much heat-sinking as possible to remove this heat through the use of heatsinks or large copper areas coupled to the resistor pads. A reading drifting slightly after turnon can usually be traced back to sense resistor heating.

7.4.3.2 Using PCB Trace as a Sense Resistor

While it may be tempting to use the resistance of a known area of PCB trace or copper area as a sense resistor, TI does not recommend this for precision measurements.

The tempco of copper is typically 3300 to 4000 ppm/°K (0.33% to 0.4% per °C), which can vary with PCB processes.

A typical surface mount sense resistor temperature coefficient (tempco) is in the 50 ppm to 500 ppm per °C range offering more measurement consistency and accuracy over the copper trace. Special low tempco resistors are available in a range from 0.1 ppm to 50 ppm, but at a much higher cost.

7.4.4 Sense Line Inputs

The sense lines should be connected to a point on the resistor that is not shared with the main current path, as shown in \boxtimes 7-6. For lowest drift, the amplifier must be mounted away from any heat generating devices, which may include the sense resistor. The traces should be one continuous trace of copper from the sense resistor pad to the amplifier input pin pad, and ideally on the same copper layer with minimal vias or connectors. This can be important around the sense resistor if it is generating any significant heat gradients. Vias in the sense lines should be formed from continuous plated copper and routing through mating connectors or headers should be avoided. It is better to extend the sense lines than to place the amplifier in a hostile environment.



To minimize noise pickup and thermal errors, the input traces should be treated like a high-speed differential signal pair and routed tightly together with a direct path to the input pins on the same copper layer. They do not need to be *impedance matched*, but should follow the same matching rules about vias, spacing and equal lengths. The input traces should be run away from noise sources, such as digital lines, switching supplies, or motor drive lines.

Remember that these input traces can contain high voltage (up to 76 V), and should have the appropriate trace routing clearances to other components, traces and layers. Because the sense traces only carry the amplifier bias current, the connecting input traces can be thin traces running close together. This can help with routing or creating the required spacings.

Note

Due to the nature of the device topology, the positive input bias current will vary with V_{SENSE} with an extra current approximately equivalent to V_{SENSE} / 5 k Ω on top of the typical 12 uA bias current.

The negative input bias current is not in the feedback path and will not change over V_{SENSE} . High or missmatched source impedances should be avoided as this imbalance will create an additional error term over input voltage.

7.4.4.1 Effects of Series Resistance on Sense Lines

While the sense amplifier is depicted as a conventional operational amplifier, it really is based on a currentdifferencing topology. The input stage uses precision 5-k Ω resistors internally to convert the voltage on the input pin onto a current, so any resistance added in series with the input pins will change this resistance, and thus the resulting current, causing an error. TI recommends that the total path resistance be less than 10 Ω and equal to both inputs.

If a resistance is added in series with an input, the gain of that input will not track that of the other input, causing a constant gain error.

TI does not recommend using external resistance to alter the gain, as external resistors do not have the same thermal matching and tracking as the internal thin film resistors. Any added resistance will severely degrade the offset and CMRR specifications.

If resistors are purposely added for filtering, resistance should be added equally to both inputs and be less than 10 Ω , and the user should be aware that the gain will change slightly.



8 Application and Implementation

Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The LMP8645 device measures the small voltage developed across a current-sensing resistor when current passes through it in the presence of high common-mode voltage. The gain is set by a single resistor and buffered to a single-ended output.

8.2 Typical Applications

8.2.1 Typical Current Monitor Application




図 8-1. LMP8645 in Current Monitor Application

8.2.1.1 Design Requirements

In this example, the LMP8645 is used to monitor the supply current of an active device (Refer to \boxtimes 8-1). The LMP8645 supply voltage is 5 V and the active device is supplied with 12 V. The maximum load current is 1 A.

The LMP8645 will operate in all 3 ranges: in *Range 1* when turning on the power of the active device (rising from 0 V to 12 V), while briefly passing through *Range 2* as the load supply rises, and finally into *Range 3* for normal load operation.

Because the purpose of the application is monitor the current of the active device in any operating condition (power on, normal operation, fault, and so forth), the gain resistor will be selected according to *Range 1*, the range that puts the most constraints to the maximum output voltage swing of the LMP8645.

8.2.1.2 Detailed Design Procedure

At the start-up of the monitored device, the LMP8645 works at a common-mode voltage of 0 V, which means that the maximum output limit is 1.3 V (Range 1). To maximize the resolution, the R_{SENSE} value is calculated as maximum allowed V_{SENSE} (Refer to \boxtimes 7-3) divided by maximum current (1 A), so R_{SENSE}=0.5 Ω .

Due to the output limitation at low common-mode voltage, the maximum allowed gain will be 2.6 V/V, which corresponds to R_{GAIN} = 13 k Ω . With this approach the current is monitored correctly at any working condition, but does not use the full output swing range of the LMP8645.



Alternatively if the monitored device doesn't sink the full 1 A at any supply voltage, it is possible to design with the full maximum output voltage of the LMP8645 when operating in Range 3 ($V_{CM} \ge V_S$).


Also in this case it is possible to maximize the resolution using Rsense = 0.5Ω , and maximize the output dynamic range with R_{GAIN}=33 k Ω . With this approach the maximum detectable current, when V_{CM} is less than 1.8 V, is about 400 mA. While for common-mode voltages of less than 2.5 V the maximum detectable current is 600 mA (Refer to \boxtimes 7-3), and for common-mode voltages at or above the LMP8645 supply voltage, the maximum current is 1 A.

The second approach maximizes the output dynamic but implies some knowledge on the monitored current.

8.2.1.3 Application Curves

 \boxtimes 8-2 shows the resulting circuit voltages with the input load swept from 0 A to 1 A, with R_{GAIN}= 13 kΩ for operation in Range 1 (preferring accuracy over all load operating conditions).

Also shown in \boxtimes 8-3 is the resulting output voltage with R_{GAIN} = 33 k Ω for operation in Range 3 (sacrificing low load supply accuracy while optimizing overall resolution at *normal* load operating conditions).



8.2.2 High Brightness LED Driver

The LMP8645 is the right choice in applications which require high-side current sense, such as High Brightness LED for automotive where the cathode of the LED must be connected to the ground (chassis) of the car. In \boxtimes 8-4, the LMP8645 is used to monitor the current High Side in a high brightness LED together with a LM3406 constant current buck regulator LED driver.




図 8-4. High-Side Current Sensing in Driving HP/HB LED



(8)

Even though LMP8645 will work in all 3 Ranges, R_{GAIN} will be calculated according to Range 3 because the purpose is regulating the current in the LEDs when the external MOSFET is OFF (LMP8645 at high V_{CM}). Even if this approach makes the LMP8645 able to sense high peak current only in Range 3 where the dynamic output is higher than Range 1 the current resolution is maximized. At each switch ON/OFF of the MOSFET the LMP8645 goes from Range 1 (MOSFET ON, string of LED OFF), to Range 3 (MOSFET OFF, string of LED ON) passing through Range 2 (MOSFET OFF, string of LED OFF). Because the purpose of the application is to sense the current with high precision when the LED string is ON, the R_{GAIN} will be calculated according to the Range 3.

The LMP8645 supply voltage is supplied by the internal LDO of the LM3406 thorough the pin VCC. The LM340x is expecting a 200-mV feedback signal at the current sense (SNS) pin. The LMP8645 must provide this 200 mV at the determined current limit.

The current which flows through the LED is programmed according to ± 8 :

$$I_F = V_{CS} / (R_S \times Gain)$$

where:

- Gain = R_{GAIN} × Gm
- V_{CS} = 200 mV

In this application the current which flows in the HB LED is in the Range from 350 mA to 1 A, so to reduce the power dissipation on the shunt resistor and have a good accuracy, the R_S must be in the range from 50 m Ω and 200 m Ω . In \pm 8-1, two examples are analyzed.

To summarize, calculate the R_{GAIN} according to the range of operation in which the application mainly works. Once selected, the range considers the more stringent constraint

	z e n companeen er me nangee	
	I _F =350 mA	I _F =1 A
R _{GAIN}	40 κΩ	36 κΩ
R _s	77 mΩ	27 mΩ
Dissipated Power	9.5 mW	27 mW
Total Accuracy	≊5%	≊5%

表 8-1. Comparison of Two Ranges

9 Power Supply Recommendations

To decouple the LMP8645 from AC noise on the power supply, TI recommends using a 0.1- μ F bypass capacitor between the V_S and GND pins. This capacitor must be placed as close as possible to the supply pins. In some cases, an additional 10- μ F bypass capacitor may further reduce the supply noise.



10 Layout

10.1 Layout Guidelines

The traces leading to and from the sense resistor can be significant error sources. With small value sense resistors (< 100 m Ω), any trace resistance shared with the load current can cause significant errors.

The amplifier inputs should be directly connected to the sense resistor pads using *Kelvin* or *4-wire* connection techniques. The traces should be one continuous piece of copper from the sense resistor pad to the amplifier input pin pad, and ideally on the same copper layer with minimal vias or connectors. This can be important around the sense resistor if it is generating any significant heat gradients.

To minimize noise pick-up and thermal errors, the input traces should be treated like a differential signal pair and routed tightly together with a direct path to the input pins (preferably on the same copper layer). The input traces should be run away from noise sources, such as digital lines, switching supplies or motor drive lines.

Ensure that the sense traces have the appropriate trace routing clearances for the expected load supply voltages.

Because the sense traces only carry the amplifier bias current, the connecting input traces can be thinner, signal level traces. Excessive Resistance in the trace should also be avoided.

The paths of the traces should be identical, including connectors and vias, so that any errors will be equal and cancel.

The sense resistor will heat up as the load increases. As the resistor heats up, the resistance generally goes up, which will cause a change in the readings. The sense resistor should have as much heatsinking as possible to remove this heat through the use of heatsinks or large copper areas coupled to the resistor pads.

The gain set resistor pin is a sensitive node and can pick up noise. Keep the gain set resistor close to the RG pin and minimize R_{GAIN} trace length. Connect the grounded end of R_{GAIN} directly to the LMP8645 ground pin.

10.2 Layout Example




図 10-1. Layout Example



11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

LMP8645 TINA SPICE Model, SNOM087

TINA-TI SPICE-Based Analog Simulation Program, http://www.ti.com/tool/tina-ti

Evaluation Board for the LMP8645, http://www.ti.com/tool/Imp8645mkeval

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation, see the following:

AN-1975 LMP8640 / LMP8645 Evaluation Board User Guide, SNOA546

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

11.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
LMP8645HVMK/NOPB	ACTIVE	SOT-23-THIN	DDC	6	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AK6A	Samples
LMP8645HVMKE/NOPB	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AK6A	Samples
LMP8645HVMKX/NOPB	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AK6A	Samples
LMP8645MK/NOPB	ACTIVE	SOT-23-THIN	DDC	6	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AJ6A	Samples
LMP8645MKE/NOPB	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AJ6A	Samples
LMP8645MKX/NOPB	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AJ6A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

19-Apr-2022

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




TEXAS

NSTRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMP8645HVMK/NOPB	SOT-23- THIN	DDC	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMP8645HVMKE/NOPB	SOT-23- THIN	DDC	6	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMP8645HVMKX/NOPB	SOT-23- THIN	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMP8645MK/NOPB	SOT-23- THIN	DDC	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMP8645MKE/NOPB	SOT-23- THIN	DDC	6	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMP8645MKX/NOPB	SOT-23- THIN	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com

PACKAGE MATERIALS INFORMATION

28-Sep-2023



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMP8645HVMK/NOPB	SOT-23-THIN	DDC	6	1000	208.0	191.0	35.0
LMP8645HVMKE/NOPB	SOT-23-THIN	DDC	6	250	208.0	191.0	35.0
LMP8645HVMKX/NOPB	SOT-23-THIN	DDC	6	3000	208.0	191.0	35.0
LMP8645MK/NOPB	SOT-23-THIN	DDC	6	1000	208.0	191.0	35.0
LMP8645MKE/NOPB	SOT-23-THIN	DDC	6	250	208.0	191.0	35.0
LMP8645MKX/NOPB	SOT-23-THIN	DDC	6	3000	208.0	191.0	35.0


DDC0006A



PACKAGE OUTLINE

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-193.




DDC0006A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DDC0006A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 7. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated