

[LMR36006-Q1](https://www.ti.com/product/ja-jp/lmr36006-q1?qgpn=lmr36006-q1)

[JAJSFY3D](https://www.tij.co.jp/jp/lit/pdf/JAJSFY3) – AUGUST 2018 – REVISED AUGUST 2022

LMR36006-Q1 4.2V~**60V**、**0.6A** 超小型同期整流降圧コンバータ

1 特長

- 車載アプリケーション用に AEC-Q100 認定取得済み: – 温度グレード 1:-40℃~+125℃、T^A
- [機能安全対応](https://www.ti.com/technologies/functional-safety/overview.html)

TEXAS

INSTRUMENTS

- [機能安全システムの設計に役立つ資料を利用可](https://www.ti.com/lit/fs/sffs128/sffs128.pdf) [能](https://www.ti.com/lit/fs/sffs128/sffs128.pdf)
- 車載アプリケーション用に設計
	- 接合部温度範囲:-40℃~+150℃
	- 保護機能:サーマル・シャットダウン、入力低電圧誤 動作防止、サイクル単位の電流制限、ヒカップ短絡 保護
	- 0.6A 負荷でドロップアウト 0.2V (標準値)
	- 基準電圧の許容誤差 ±1.5%
	- 3.3V の固定出力電圧オプションを使用可能
- スケーラブルな電源に最適
	- 次の製品とピン互換:
		- [LMR36015-Q1](https://www.ti.com/product/ja-jp/LMR36015-Q1) (60V, 1.5A)
		- [LMR33620/30-Q1](https://www.ti.com/product/ja-jp/LMR33630-q1) (36V、2A または 3A)
	- 400kHz、 2.1MHz の周波数オプション
- 統合によりソリューションのサイズとコストを低減
	- 小型の 2mm × 3mm ウェッタブル・フランク付き VQFN パッケージ
	- 少ない外付け部品
- 負荷スペクトラム全体にわたって低消費電力
	- 400kHz で 94% の効率 (12V_{IN}、5V_{OUT}、0.6A)
	- PFM で軽負荷時の効率向上
	- 低い動作時静止電流:26µA
- 超低 EMI [要件に最適化](#page-28-0)
	- CISPR25 Class 5 規格に適合
	- HotRod™ パッケージによりスイッチ・ノード・リンギ ングを最小化
	- 並列入力パスにより寄生インダクタンスを最小化
	- スペクトラム拡散によりピーク・エミッションを削減
- WEBENCH[®] [Power Designer](https://webench.ti.com/wb5/WBTablet/PartDesigner/quickview.jsp?base_pn=LMR36006-Q1&origin=ODS&litsection=features) により、LMR36006-Q1 を使用するカスタム設計を作成

2 アプリケーション

- ADAS [カメラ・モジュール](http://www.ti.com/applications/automotive/adas/overview.html)
- [ボディ・コントロール・モジュール](http://www.ti.com/applications/automotive/body-lighting/overview.html)

3 概要

LMR36006-Q1 レギュレータは使いやすい同期整流降圧 DC/DC コンバータです。ハイサイドとローサイドのパワー MOSFET を内蔵しており、4.2V~60V の広い入力電圧 範囲にわたって最大 0.6A の電流を出力できます。耐性 は最大 66V に及びます。

LMR36006-Q1 はピーク電流モード制御を採用し、最適 な効率と出力電圧精度を実現しています。高度な高速回 路により、LMR36006-Q1 は 2.1MHz の固定周波数で 20V の入力から 5V の出力をレギュレートできます。高精 度のイネーブルを使うと、幅広い入力電圧と直接接続で き、またデバイスのスタートアップとシャットダウンを精密に 制御できるため、設計の柔軟性を高めることができます。 パワー・グッド・フラグと内蔵のフィルタ処理および遅延に より、システムの実際の状態を示すことができ、外部スーパ バイザが不要になります。

LMR36006-Q1 は HotRod™ パッケージを使用している ため、EMI が少なく、効率が高く、ダイとの比率で最小の パッケージです。このデバイスは必要な外付け部品が少な く、PCB レイアウトが単純になるようにピン配置が設計され ています。LMR36006-Q1 の小さなソリューション・サイズ と機能セットは、広範な最終機器を簡単に実装できるよう に設計されています。

製品情報

(1) 利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。

英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 www.ti.com で閲覧でき、その内容が常に優先されます。TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。

Table of Contents

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

• Added 図 [9-17](#page-28-0) through 図 [9-26](#page-29-0) ..[27](#page-26-0)

5 Device Comparison Table

6 Pin Configuration and Functions

図 **6-1. 12-Pin VQFN-HR RNX Package (Top View)**

表 **6-1. Pin Functions**

7 Specifications

7.1 Absolute Maximum Ratings

Over operating junction temperature range of -40°C to 150°C (unless otherwise noted)⁽¹⁾

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of –40 °C to 150 °C (unless otherwise noted)⁽¹⁾

(1) Recommended operating conditions indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications, see *[Electrical Characteristics.](#page-5-0)*

(2) The voltage on this pin must not exceed the voltage on the VIN pin by more than 0.3 V.

7.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *[Semiconductor and IC Package Thermal Metrics](https://www.ti.com/jp/lit/pdf/SPRA953)* application report.

7.5 Electrical Characteristics

Limits apply over operating junction temperature (Tյ) range of –40°C to +150°C, unless otherwise stated. Minimum and Maximum limits^{[\(1\)](#page-6-0)} are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T $_{\rm J}$ = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: V_{IN} = 24 V.

Limits apply over operating junction temperature (T」) range of –40°C to +150°C, unless otherwise stated. Minimum and Maximum limits⁽¹⁾ are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T $_{\rm J}$ = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: V_{IN} = 24 V.

(1) MIN and MAX limits are 100% production tested at 25℃. Limits over the operating temperature range verified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

(2) This is the current used by the device open loop. It does not represent the total input current of the system when in regulation.

(3) The current limit values in this table are tested, open loop, in production. They may differ from those found in a closed loop application.

7.6 Timing Requirements

Limits apply over operating junction temperature (T」) range of –40°C to +150°C, unless otherwise stated. Minimum and Maximum limits⁽¹⁾ are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T $_{\rm J}$ = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: V_{IN} = 24 V.

(1) MIN and MAX limits are 100% production tested at 25℃. Limits over the operating temperature range verified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

7.7 System Characteristics

The following specifications apply to a typical application circuit with nominal component values. Specifications in the typical (TYP) column apply to T $_{\rm J}$ = 25℃ only. Specifications in the minimum (MIN) and maximum (MAX) columns apply to the case of typical components over the temperature range of T_J = –40℃ to 150℃. *These specifications are not ensured by production testing.*

(1) Deviation in V_{OUT} from nominal output voltage value at V_{IN} = 24 V, I_{OUT} = 0 A to 0.6A

(2) In dropout the switching frequency drops to increase the effective duty cycle. The lowest frequency is clamped at approximately: $\sf F_{\sf MIN}$

 $= 1$ / (t_{ON-MAX} + t_{OFF-MIN}). D_{MAX} = t_{ON-MAX} /(t_{ON-MAX} + t_{OFF-MIN}).

7.8 Typical Characteristics

Unless otherwise specified the following conditions apply: $T_A = 25^{\circ}$ C. V_{IN} = 24 V.

8 Detailed Description

8.1 Overview

The LMR36006-Q1 is a synchronous peak-current-mode buck regulator designed for a wide variety of automotive applications. The regulator automatically switches modes between PFM and PWM, depending on load. At heavy loads, the device operates in PWM at a constant switching frequency. At light loads, the mode changes to PFMW with diode emulation allowing DCM. This reduces the input supply current and keeps efficiency high. The device features internal loop compensation which reduces design time and requires fewer external components than externally compensated regulators.

The LMR36006-Q1 is designed with a flip-chip or HotRod package technology, greatly reducing the parasitic inductance of pins. In addition, the layout of the device allows for reduction in the radiated noise generated by the switching action through partial cancellation of the current generated magnetic field. As a result, the switchnode waveform exhibits less overshoot and ringing.

図 **8-1. Switch Node Waveform**

8.2 Functional Block Diagram

8.3 Feature Description

8.3.1 Power-Good Flag Output

The power-good flag function (PG output pin) of the LMR36006-Q1 can be used to reset a system microprocessor whenever the output voltage is out of regulation. This open-drain output goes low under fault conditions, such as current limit and thermal shutdown, as well as during normal start-up. A glitch filter prevents false flag operation for short excursions of the output voltage, such as during line and load transients. Output voltage excursions lasting less than t_{PG} do not trip the power-good flag. Power-good operation can best be understood by reference to \boxtimes [8-2](#page-11-0) and \boxtimes [8-3](#page-12-0). Note that during initial power-up, a delay of about 4 ms (typical) is inserted from the time that EN is asserted to the time that the power-good flag goes high. This delay only occurs during start-up and is not encountered during normal operation of the power-good function.

The power-good output consists of an open-drain NMOS, requiring an external pullup resistor to a suitable logic supply. It can also be pulled up to either VCC or V_{OUT} through an appropriate resistor as desired. If this function is not needed, the PG pin must be grounded. When EN is pulled low, the flag output is also forced low. With EN low, power good remains valid as long as the input voltage is ≥ 2 V (typical). Limit the current into this pin to ≤ 4 mA.

図 **8-3. Power-Good-Timing Behavior**

8.3.2 Enable and Start-up

Start-up and shutdown are controlled by the EN input. This input features precision thresholds, allowing the use of an external voltage divider to provide an adjustable input UVLO (see セクション *[9.2.1.2.9.1](#page-24-0)*). Applying a voltage of \geq V_{EN-VCC-H} causes the device to enter standby mode, powering the internal VCC, but not producing an output voltage. Increasing the EN voltage to V_{EN-OUT-H} (V_{EN-H} in \boxtimes [8-4\)](#page-13-0) fully enables the device, allowing it to enter start-up mode and starting the soft-start period. When the EN input is brought below V_{EN-OUT-H} (V_{EN-H} in \boxtimes [8-4\)](#page-13-0) by V_{EN-OUT-HYS} (V_{EN-HYS} in $\overline{8}$ [8-4\)](#page-13-0), the regulator stops running and enters standby mode. Further decrease in the EN voltage to below V_{EN-VCC-L} completely shuts down the device. This behavior is shown in \boxtimes [8-4.](#page-13-0) The EN input can be connected directly to VIN if this feature is not needed. This input must not be allowed to float. The values for the various EN thresholds can be found in [セクション](#page-5-0) *7.5*.

The LMR36006-Q1 utilizes a reference-based soft start that prevents output voltage overshoots and large inrush currents as the regulator is starting up. A typical start-up waveform is shown in \boxtimes [8-5](#page-13-0) along with typical timings. The rise time of the output voltage is about 4 ms.

8.3.3 Current Limit and Short Circuit

The LMR36006-Q1 incorporates valley current limit for normal overloads and for short-circuit protection. In addition, the high-side power MOSFET is protected from excessive current by a peak current limit circuit. Cycleby-cycle current limit is used for overloads, while hiccup mode is used for short circuits. Finally, a zero current detector is used on the low-side power MOSFET to implement diode emulation mode (DEM) at light loads (see [セクション](#page-38-0) *12.7*).

During overloads, the low-side current limit, I_{LIMIT} , determines the maximum load current that the LMR36006-Q1 can supply. When the low-side switch turns on, the inductor current begins to ramp down. If the current does not fall below I_{LIMIT} before the next turnon cycle, then that cycle is skipped, and the low-side MOSFET is left on until the current falls below I_{LIMIT}. This is somewhat different than the more typical peak current limit and results in 式 1 for the maximum load current.

$$
I_{\text{OUT}}\big|_{\text{max}} = I_{\text{LIMIT}} + \frac{(V_{\text{IN}} - V_{\text{OUT}})}{2 \cdot f_{\text{SW}} \cdot L} \cdot \frac{V_{\text{OUT}}}{V_{\text{IN}}}
$$
(1)

where

- f_{SW} = switching frequency
- $L =$ inductor value

If, during current limit, the voltage on the FB input falls below about 0.4 V due to a short circuit, the device enters hiccup mode. In this mode, the device stops switching for t_{HC} or about 94 ms, and then goes through a normal re-start with soft start. If the short-circuit condition remains, the device runs in current limit for about 20 ms (typical) and then shuts down again. This cycle repeats, as shown in \boxtimes 8-6 as long as the short-circuit condition persists. This mode of operation helps to reduce the temperature rise of the device during a hard short on the output. Of course, the output current is greatly reduced during hiccup mode. Once the output short is removed and the hiccup delay is passed, the output voltage recovers normally as shown in \boxtimes 8-6.

The high-side-current limit trips when the peak inductor current reaches I_{SC} . This is a cycle-by-cycle current limit and does not produce any frequency or load current foldback. It is meant to protect the high-side MOSFET from excessive current. Under some conditions, such as high input voltages, this current limit can trip before the lowside protection. Under this condition, I_{SC} determines the maximum output current. Note that I_{SC} varies with duty cycle.

図 **8-6. Short-Circuit Transient and Recovery**

8.3.4 Undervoltage Lockout and Thermal Shutdown

The LMR36006-Q1 incorporates an undervoltage-lockout feature on the output of the internal LDO (at the VCC pin). When VCC reaches 3.8 V (typ.), the device receives the EN signal and starts switching. When VCC falls below 3.3 V (typ.), the device shuts down, regardless of EN status. Because the LDO is in dropout during these transitions, the previously mentioned values roughly represent the input voltage levels during the transitions.

Thermal shutdown is provided to protect the regulator from excessive junction temperature. When the junction temperature reaches about 170°C, the device shuts down; re-start occurs when the temperature falls to about 158°C.

8.4 Device Functional Modes

8.4.1 Auto Mode

In auto mode, the device moves between PWM and PFM as the load changes. At light loads, the regulator operates in PFM. At higher loads, the mode changes to PWM.

In PWM, the regulator operates as a constant frequency, current mode, full synchronous converter using PWM to regulate the output voltage. While operating in this mode, the output voltage is regulated by switching at a constant frequency and modulating the duty cycle to control the power to the load. This provides excellent line and load regulation and low output voltage ripple.

In PFM, the high-side MOSFET is turned on in a burst of one or more pulses to provide energy to the load. The duration of the burst depends on how long it takes the inductor current to reach I_{PEAK-MIN}. The frequency of these bursts is adjusted to regulate the output, while diode emulation (DEM) is used to maximize efficiency (see [セクション](#page-38-0) *12.7*). This mode provides high light-load efficiency by reducing the amount of input supply current required to regulate the output voltage at small loads. This trades off very good light-load efficiency for larger output voltage ripple and variable switching frequency. Also, a small increase in output voltage occurs at light loads. The actual switching frequency and output voltage ripple depend on the input voltage, output voltage, and load. Typical switching waveforms in PFM and PWM are shown in \boxtimes 8-7 and \boxtimes 8-8.

8.4.2 Forced PWM Operation

The following select variant or variants are factory options made available for cases when constant frequency operation is more important than light load efficiency.

ORDERABLE PART NUMBER	OUTPUT VOLTAGE	SPREAD SPECTRUM	FPWM	F_{SW}		
LMR36006FSCQRNXTQ1	Adjustable	Yes	Yes	2.1 MHz		
LMR36006FSCQRNXRQ1	Adjustable	Yes	Yes	2.1 MHz		
LMR36006FSC3RNXTQ1	3.3-V fixed	Yes	Yes	2.1 MHz		
LMR36006FSC3RNXRQ1	3.3-V fixed	Yes	Yes	2.1 MHz		

表 **8-1. LMR36006-Q1 Device Variants with Fixed Frequency Operation at No Load**

In FPWM operation, the diode emulation feature is turned off. This means that the device remains in CCM under light loads. Under conditions where the device must reduce the on-time or off-time below the ensured minimum to maintain regulation, the frequency reduces to maintain the effective duty cycle required for regulation. This

occurs for very high and very low input/output voltage ratios. When in FPWM mode, a limited reverse current is allowed through the inductor allowing power to pass from the output of the regulator to its input. Note that in FPWM mode, larger currents pass through the inductor, if lightly loaded, than in auto mode. Once loads are heavy enough to necessitate CCM operation, FPWM mode has no measurable effect on regulator operation.

8.4.3 Dropout

The dropout performance of any buck regulator is affected by the R_{DSON} of the power MOSFETs, the DC resistance of the inductor, and the maximum duty cycle that the controller can achieve. As the input voltage is reduced to near the output voltage, the off-time of the high-side MOSFET starts to approach the minimum value. Beyond this point, the switching can become erratic, the output voltage falls out of regulation, or both. To avoid this problem, the LMR36006-Q1 automatically reduces the switching frequency to increase the effective duty cycle and maintain regulation. In this data sheet, the dropout voltage is defined as the difference between the input and output voltage when the output has dropped by 1% of its nominal value. Under this condition, the switching frequency has dropped to its minimum value of about 140 kHz. Note that the 0.4-V short circuit detection threshold is not activated when in dropout mode. Typical dropout characteristics can be found in \boxtimes 8-9 and $\overline{\boxtimes}$ 8-10.

8.4.4 Minimum Switch On-Time

Every switching regulator has a minimum controllable on-time dictated by the inherent delays and blanking times associated with the control circuits. This imposes a minimum switch duty cycle and, therefore, a minimum conversion ratio. The constraint is encountered at high input voltages and low output voltages. To help extend the minimum controllable duty cycle, the LMR36006-Q1 automatically reduces the switching frequency when the minimum on-time limit is reached. This way, the converter can regulate the lowest programmable output voltage at the maximum input voltage. An estimate for the approximate input voltage, for a given output voltage, before frequency foldback occurs, is found in \ddot{x} 2. As the input voltage is increased, the switch on-time (duty cycle) reduces to regulate the output voltage. When the on-time reaches the limit, the switching frequency drops, while the on-time remains fixed.

$$
V_{IN} \leq \frac{V_{OUT}}{t_{ON} \cdot f_{SW}}
$$

(2)

図 8-11. Switching Frequency vs Input Voltage V_{OUT} = 3.3 V

8.4.5 Spread Spectrum Operation

The spread spectrum is a factory option in the select variants.

ORDERABLE PART NUMBER	OUTPUT VOLTAGE	SPREAD SPECTRUM	FPWM	Tsw
LMR36006FSCQRNXTQ1	Adiustable	Yes	Yes	2 1 MH ₇
LMR36006FSCQRNXRQ1	Adiustable	Yes	Yes	2.1 MHz
LMR36006FSC3RNXTQ1	3.3-V Fixed	Yes	Yes	2.1 MHz
LMR36006FSC3RNXRQ1	3.3-V Fixed	Yes	Yes	2.1 MHz

表 **8-2. LMR36006-Q1 Device Variant(s) with Spread Spectrum Operation**

The purpose of the spread spectrum is to eliminate peak emissions at specific frequencies by spreading emissions across a wider range of frequencies than a part with fixed frequency operation. In most systems containing the LMR36006-Q1, low frequency conducted emissions from the first few harmonics of the switching frequency can be easily filtered. A more difficult design criterion is reduction of emissions at higher harmonics which fall in the FM band. These harmonics often couple to the environment through electric fields around the switch node. The LMR36006-Q1 devices with a triangular spread spectrum use typically a ±4% spreading rate with the modulation rate set at 16 kHz (typical). The spread spectrum is only available while the internal clock is free running at its natural frequency. Any of the following conditions overrides spread spectrum, turning it off:

- At high input voltages/low output voltage ratio when the device operates at minimum on time the internal clock is slowed disabling spread spectrum.
- The clock is slowed during dropout.

9 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を 保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことに なります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

The LMR36006-Q1 step-down DC-to-DC converter is typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 0.6 A. The following design procedure can be used to select components for the LMR36006-Q1. Alternately, the WEBENCH[®] Design Tool may be used to generate a complete design. This tool utilizes an iterative design procedure and has access to a comprehensive database of components. This allows the tool to create an optimized design and allows the user to experiment with various options.

注

All of the capacitance values given in the following application information refer to *effective* values; unless otherwise stated. The *effective* value is defined as the actual capacitance under DC bias and temperature; not the rated or nameplate values. Use high-quality, low-ESR, ceramic capacitors with an X7R or better dielectric throughout. All high value ceramic capacitors have a large voltage coefficient in addition to normal tolerances and temperature effects. Under DC bias the capacitance drops considerably. Large case sizes and/or higher voltage ratings are better in this regard. To help mitigate these effects, multiple capacitors can be used in parallel to bring the minimum *effective* capacitance up to the required value. This can also ease the RMS current requirements on a single capacitor. A careful study of bias and temperature variation of any capacitor bank should be made in order to ensure that the minimum value of *effective* capacitance is provided.

9.2 Typical Application

 \boxtimes 9-1 and \boxtimes [9-2](#page-19-0) show typical application circuits for the LMR36006-Q1. This device is designed to function over a wide range of external components and system parameters. However, the internal compensation is optimized for a certain range of external inductance and output capacitance. As a quick start guide, $\frac{1}{100}$ $\frac{1}{100}$ provides typical component values for a range of the most common output voltages.

図 **9-2. Example Applications Circuit (Fixed 3.3 V Output)**

(1) Optimized for superior load transient performance from 0 to 100% rated load.
(2) Optimized for size constrained end applications.

Optimized for size constrained end applications.

9.2.1 Design 1: Low Power 24-V, 600-mA PFM Converter

9.2.1.1 Design Requirements

Example requirements for a typical 5-V or 3.3-V application. The input voltages are here for illustration purposes only. See [セクション](#page-4-0) *7* for the operating input voltage range.

表 **9-2. Detailed Design Parameters**

9.2.1.2 Detailed Design Procedure

The following design procedure applies to \boxtimes [9-1](#page-18-0) and $\ddot{\pm}$ 9-2.

9.2.1.2.1 Custom Design With WEBENCH Tools

[Click here](https://webench.ti.com/wb5/WBTablet/PartDesigner/quickview.jsp?base_pn=LMR36006-Q1&origin=ODS&litsection=application) to create a custom design using the LMR36006-Q1 device and the WEBENCH Power Designer.

- 1. Start by entering the input voltage, output voltage, and output current requirements
- 2. Optimize the design for key performance such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from [Texas Instruments.](http://www.ti.com)

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases the following features are available with this tool:

- Run electrical simulations to see important waveforms and circuit performance.
- Run thermal simulations to help understand board thermal performance.
- Export customized schematic and layout into popular CAD formats.
- Print full design reports in PDF.

Get more information at [ti.com](http://www.ti.com)

9.2.1.2.2 Choosing the Switching Frequency

The choice of switching frequency is a compromise between conversion efficiency and overall solution size. Lower switching frequency implies reduced switching losses and usually results in higher system efficiency. However, higher switching frequency allows the use of smaller inductors and output capacitors, and hence a more compact design. For this example, 400 kHz is used.

9.2.1.2.3 Setting the Output Voltage

For the fixed output voltage versions, FB is connected directly to the output voltage node. Preferably, near the top of the output capacitor. If the feedback point is located further away from the output capacitors (that is, remote sensing), then a small 100-nF capacitor may be needed at the sensing point.

 $Q₁$

9.2.1.2.3.1 FB for Adjustable Output

The output voltage of LMR36006-Q1 is externally adjustable using a resistor divider network. The range of recommended output voltage is found in the *[Electrical Characteristics](#page-5-0)* table. The divider network is comprised of R_{FBT} and R_{FBB}, and closes the loop between the output voltage and the converter. The converter regulates the output voltage by holding the voltage on the FB pin equal to the internal reference voltage, V_{REF} . The resistance of the divider is a compromise between excessive noise pick-up and excessive loading of the output. Smaller values of resistance reduce noise sensitivity but also reduce the light-load efficiency. The recommended value for R_{FBT} is 100 kΩ; with a maximum value of 1 MΩ. If a 1 MΩ is selected for R_{FBT}, then a feed-forward capacitor must be used across this resistor to provide adequate loop phase margin (see *セクション* [9.2.1.2.9](#page-23-0)). Once R_{FBT} is selected, \overrightarrow{x} 3 is used to select R_{FBB}. V_{REF} is nominally 1 V.

$$
R_{FBB} = \frac{R_{FBT}}{\left[\frac{V_{OUT}}{V_{REF}} - 1\right]}
$$
(3)

For this 5-V example values are: R_{FBT} = 100 kΩ and R_{FBB} = 24.9 kΩ.

9.2.1.2.4 Inductor Selection

The parameters for selecting the inductor are the inductance and saturation current. The inductance is based on the desired peak-to-peak ripple current and is normally chosen to be in the range of 20% to 40% of the maximum output current. Experience shows that the best value for inductor ripple current is 30% of the maximum load current. Note that when selecting the ripple current for applications with much smaller maximum load than the maximum available from the device, use the the maximum device current. $\vec{\mathbf{\mathsf{X}}}$ 4 can be used to determine the value of inductance. The constant K is the percentage of inductor current ripple. For this example, $K = 0.4$ was chosen and an inductance of L = 16.4 μ H was found; the standard value of 10 μ H was selected.

$$
L = \frac{(V_{IN} - V_{OUT})}{f_{SW} \cdot K \cdot I_{OUTmax}} \cdot \frac{V_{OUT}}{V_{IN}}
$$
(4)

Ideally, the saturation current rating of the inductor is at least as large as the high-side switch current limit, I_{SC} . This ensures that the inductor does not saturate even during a short circuit on the output. When the inductor core material saturates, the inductance falls to a very low value, causing the inductor current to rise very rapidly. Although the valley current limit, I_{LIMIT} , is designed to reduce the risk of current runaway, a saturated inductor can cause the current to rise to high values very rapidly. This can lead to component damage; *do not* allow the inductor to saturate. Inductors with a ferrite core material have very *hard* saturation characteristics, but usually have lower core losses than powdered iron cores. Powered iron cores exhibit a *soft* saturation, allowing some relaxation in the current rating of the inductor. However, they have more core losses at frequencies above about 1 MHz. In any case, the inductor saturation current must not be less than the device low-side current limit, I_{LIMIT} . To avoid subharmonic oscillation, the inductance value must not be less than that given in \ddot{x} 5:

$$
L_{MIN} \ge 0.28 \cdot \frac{V_{OUT}}{f_{SW}} \tag{5}
$$

9.2.1.2.5 Output Capacitor Selection

The value of the output capacitor and its ESR determine the output voltage ripple and load transient performance. The output capacitor bank is usually limited by the load transient requirements rather than the output voltage ripple. $\vec{\pi}$ 6 can be used to estimate a lower bound on the total output capacitance, and an upper bound on the ESR, required to meet a specified load transient.

$$
C_{\text{OUT}} \geq \frac{\Delta I_{\text{OUT}}}{f_{\text{SW}} \cdot \Delta V_{\text{OUT}} \cdot K} \cdot \left[\left(1 - D \right) \cdot \left(1 + K \right) + \frac{K^2}{12} \cdot \left(2 - D \right) \right]
$$

$$
ESR \leq \frac{(2+K)\cdot \Delta V_{OUT}}{2\cdot \Delta I_{OUT}\left[1+K+\frac{K^2}{12}\cdot\left(1+\frac{1}{(1-D)}\right)\right]}
$$

$$
D = \frac{V_{OUT}}{V_{IN}}
$$
 (6)

where

- ΔV_{OUT} = output voltage transient
- ΔI_{OUT} = output current transient
- K = ripple factor from セクション *[9.2.1.2.4](#page-21-0)*

Once the output capacitor and ESR have been calculated, $\ddot{\mathcal{R}}$ 7 can be used to check the output voltage ripple.

$$
V_r \cong \Delta I_L \cdot \sqrt{ESR^2 + \frac{1}{(8 \cdot f_{SW} \cdot C_{OUT})^2}}
$$
(7)

where

• V_r = peak-to-peak output voltage ripple

The output capacitor and ESR can then be adjusted to meet both the load transient and output ripple requirements.

In practice, the output capacitor has the most influence on the transient response and loop phase margin. Load transient testing and bode plots are the best way to validate any given design and must always be completed before the application goes into production. In addition to the required output capacitance, a small ceramic placed on the output can help reduce high frequency noise. Small case size ceramic capacitors in the range of 1 nF to 100 nF can be very helpful in reducing spikes on the output caused by inductor and board parasitics.

Limit the maximum value of total output capacitance to about 10 times the design value, or 1000 µF, whichever is smaller. Large values of output capacitance can adversely affect the start-up behavior of the regulator as well as the loop stability. If values larger than noted here must be used, then a careful study of start-up at full load and loop stability must be performed.

9.2.1.2.6 Input Capacitor Selection

The ceramic input capacitors provide a low impedance source to the regulator in addition to supplying the ripple current and isolating switching noise from other circuits. A minimum ceramic capacitance of 4.7 µF is required on the input of the LMR36006-Q1. This must be rated for at least the maximum input voltage that the application requires; preferably twice the maximum input voltage. This capacitance can be increased to help reduce input voltage ripple, maintain the input voltage during load transients, or both. In addition, a small case size 220-nF ceramic capacitor must be used at the input as close a possible to the regulator. This provides a high frequency bypass for the control circuits internal to the device. For this example, a 4.7-µF, 100-V, X7R (or better) ceramic capacitor is chosen. The 220 nF must also be rated at 100 V with an X7R dielectric. The VQFN package provides two input voltage pins and two power ground pins on opposite sides of the package. This allows the input capacitors to be split, and placed optimally with respect to the internal power MOSFETs, thus improving the effectiveness of the input bypassing. In this example, place two 220-nF ceramic capacitors at each VIN-PGND location.

It is often desirable to use an electrolytic capacitor on the input in parallel with the ceramics. This is especially true if long leads/traces are used to connect the input supply to the regulator. The moderate ESR of this capacitor can help damp any ringing on the input supply caused by the long power leads. The use of this additional capacitor also helps with voltage dips caused by input supplies with unusually high impedance.

Most of the input switching current passes through the ceramic input capacitor or capacitors. The approximate RMS value of this current can be calculated from \ddot{x} 8 and should be checked against the manufacturers' maximum ratings.

$$
I_{RMS} \cong \frac{I_{OUT}}{2} \tag{8}
$$

9.2.1.2.7 C_{BOOT}

The LMR36006-Q1 requires a bootstrap capacitor connected between the BOOT pin and the SW pin. This capacitor stores energy that is used to supply the gate drivers for the power MOSFETs. A high-quality ceramic capacitor of 100 nF and at least 16 V is required.

9.2.1.2.8 VCC

The VCC pin is the output of the internal LDO used to supply the control circuits of the regulator. This output requires a 1-µF, 16-V ceramic capacitor connected from VCC to GND for proper operation. In general, this output must not be loaded with any external circuitry. However, this output can be used to supply the pullup for the power-good function (see $\frac{\partial \phi}{\partial x}$ 8.3.1). A value in the range of 10 kΩ to 100 kΩ is a good choice in this case. The nominal output voltage on VCC is 5 V.

9.2.1.2.9 CFF Selection

In some cases, a feedforward capacitor can be used across R_{FBT} to improve the load transient response or improve the loop-phase margin. This is especially true when values of R_{FBT} > 100 k Ω are used. Large values of R_{FBT} , in combination with the parasitic capacitance at the FB pin, can create a small signal pole that interferes with the loop stability. A C_{FF} can help to mitigate this effect. ± 9 can be used to estimate the value of C_{FF}. The value found with \vec{x} 9 is a starting point; use lower values to determine if any advantage is gained by the use of a C_{FF} capacitor. The *[Optimizing Transient Response of Internally Compensated DC-DC Converters with Feed](https://www.ti.com/jp/lit/pdf/SLVA289)[forward Capacitor Application Report](https://www.ti.com/jp/lit/pdf/SLVA289)* is helpful when experimenting with a feedforward capacitor.

$$
C_{FF} < \frac{V_{OUT} \cdot C_{OUT}}{120 \cdot R_{FBT} \cdot \sqrt{\frac{V_{REF}}{V_{OUT}}}}
$$

(9)

9.2.1.2.9.1 External UVLO

In some cases, an input UVLO level different than that provided internal to the device is needed. This can be accomplished by using the circuit shown in \boxtimes 9-3 can be used. The input voltage at which the device turns on is designated V_{ON}; while the turnoff voltage is V_{OFF}. First, a value for R_{ENB} is chosen in the range of 10 kΩ to 100 kΩ and then \pm 10 is used to calculate R_{ENT} and V_{OFF}.

図 **9-3. Setup for External UVLO Application**

$$
R_{ENT} = \left(\frac{V_{ON}}{V_{EN-H}} - 1\right) \cdot R_{ENB}
$$

$$
V_{OFF} = V_{ON} \cdot \left(1 - \frac{V_{EN-HYS}}{V_{EN}}\right)
$$

where

- $V_{ON} = V_{IN}$ turnon voltage
- $V_{\text{OFF}} = V_{\text{IN}}$ turnoff voltage

(10)

9.2.1.2.10 Maximum Ambient Temperature

As with any power conversion device, the LMR36006-Q1 dissipates internal power while operating. The effect of this power dissipation is to raise the internal temperature of the converter above ambient. The internal die temperature $(\mathsf{T}_{\mathsf{J}})$ is a function of the ambient temperature, the power loss and the effective thermal resistance, R_{θJA} of the device, and PCB combination. The maximum internal die temperature for the LMR36006-Q1 must be limited to 150°C. This establishes a limit on the maximum device power dissipation and, therefore, the load current. $\vec{\mathbf{x}}$ 11 shows the relationships between the important parameters. It is easy to see that larger ambient temperatures (T_A) and larger values of R_{θJA} reduce the maximum available output current. The converter efficiency can be estimated by using the curves provided in this data sheet. If the desired operating conditions cannot be found in one of the curves, then interpolation can be used to estimate the efficiency. Alternatively, the EVM can be adjusted to match the desired application requirements and the efficiency can be measured directly. The correct value of R_{θJA} is more difficult to estimate. As stated in the *[Semiconductor and IC Package Thermal](https://www.ti.com/jp/lit/pdf/SPRA953) [Metrics](https://www.ti.com/jp/lit/pdf/SPRA953)* application report, the values given in are not valid for design purposes and must not be used to estimate the thermal performance of the application. The values reported in that table were measured under a specific set of conditions that are rarely obtained in an actual application.

$$
I_{\text{OUT}}\big|_{\text{MAX}} = \frac{(T_J - T_A)}{R_{\text{QJA}}} \cdot \frac{\eta}{(1 - \eta)} \cdot \frac{1}{V_{\text{OUT}}}
$$
\n(11)

where

 $η =$ efficiency

The effective $R_{\theta,JA}$ is a critical parameter and depends on many factors such as power dissipation, air temperature/flow, PCB area, copper heat-sink area, number of thermal vias under the package, and adjacent component placement; to mention just a few. Due to the ultra-miniature size of the VQFN (RNX) package, a DAP is not available. This means that this package exhibits a somewhat greater $R_{\theta,IA}$. A typical example of $R_{\theta,IA}$ vs copper board area can be found in \boxtimes 9-4. Note that the data given in this graph is for illustration purposes only, and the actual performance in any given application depends on all of the factors mentioned above.

図 **9-4. RθJA versus Copper Board Area for the VQFN (RNX) Package**

Use the following resources as guides to optimal thermal PCB design and estimating $R_{\theta,JA}$ for a given application environment:

- *[Thermal Design by Insight not Hindsight Application Report](https://www.ti.com/jp/lit/pdf/SNVA419)*
- *[Semiconductor and IC Package Thermal Metrics Application Report](https://www.ti.com/jp/lit/pdf/SPRA953)*
- *[Thermal Design Made Simple with LM43603 and LM43602 Application Report](https://www.ti.com/jp/lit/pdf/SNVA719)*
- *[Using New Thermal Metrics Application Report](https://www.ti.com/jp/lit/pdf/SBVA025)*

9.2.1.3 Application Curves

Unless otherwise specified the following conditions apply: V_{IN} = 24 V, T_A = 25°C. The circuit is shown in \boxtimes [9-1,](#page-18-0) with the appropriate BOM from $\frac{1}{2}$ [9-3.](#page-20-0)

[LMR36006-Q1](https://www.ti.com/product/ja-jp/lmr36006-q1?qgpn=lmr36006-q1)

[LMR36006-Q1](https://www.ti.com/product/ja-jp/lmr36006-q1?qgpn=lmr36006-q1) [JAJSFY3D](https://www.tij.co.jp/jp/lit/pdf/JAJSFY3) – AUGUST 2018 – REVISED AUGUST 2022 **www.tij.co.jp**

9.2.2 Design 2: High Density 12-V, 600-mA FPWM Converter

9.2.2.1 Design Requirements

Example requirements for a typical 3.3-V application. The input voltages are here for illustration purposes only. See [セクション](#page-4-0) *7* for the operating input voltage range.

表 **9-5. List of Components for Design 2**

9.2.2.2 Detailed Design Procedure

See [セクション](#page-20-0) *9.2.1.2*.

9.2.2.3 Application Curves

9.3 What to Do and What Not to Do

- **Don't:** Exceed the *[Absolute Maximum Ratings.](#page-4-0)*
- **Don't:** Exceed the *[ESD Ratings](#page-4-0)*.
- **Don't:** Allow the EN input to float.
- **Don't:** Allow the output voltage to exceed the input voltage, nor go below ground.
- **Don't:** Use the thermal data given in the *[Thermal Information](#page-5-0)* table to design your application.
- **Do:** Follow all the guidelines and/or suggestions found in this data sheet before committing the design to production. TI application engineers are ready to help critique your design and PCB layout to help make your project a success (see *[Support Resources](#page-37-0)*).

10 Power Supply Recommendations

The characteristics of the input supply must be compatible with [セクション](#page-4-0) *7* found in this data sheet. In addition, the input supply must be capable of delivering the required input current to the loaded regulator. The average input current can be estimated with \pm 12.

$$
I_{IN} = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \cdot \eta}
$$

(12)

where

• η is the efficiency

If the regulator is connected to the input supply through long wires or PCB traces, special care is required to achieve good performance. The parasitic inductance and resistance of the input cables can have an adverse effect on the operation of the regulator. The parasitic inductance, in combination with the low-ESR, ceramic input capacitors, can form an underdamped resonant circuit, resulting in overvoltage transients at the input to the regulator. The parasitic resistance can cause the voltage at the VIN pin to dip whenever a load transient is applied to the output. If the application is operating close to the minimum input voltage, this dip can cause the regulator to momentarily shutdown, reset, or both. The best way to solve these kind of issues is to reduce the distance from the input supply to the regulator, use an aluminum or tantalum input capacitor in parallel with the ceramics, or both. The moderate ESR of these types of capacitors help to damp the input resonant circuit and reduce any overshoots. A value in the range of 20 µF to 100 µF is usually sufficient to provide input damping and help to hold the input voltage steady during large load transients.

Sometimes, for other system considerations, an input filter is used in front of the regulator. This can lead to instability, as well as some of the effects mentioned above, unless it is designed carefully. The *[AN-2162 Simple](https://www.ti.com/jp/lit/pdf/SNVA489) [Success With Conducted EMI From DCDC Converters User's Guide](https://www.ti.com/jp/lit/pdf/SNVA489)* provides helpful suggestions when designing an input filter for any switching regulator.

In some cases, a transient voltage suppressor (TVS) is used on the input of regulators. One class of this device has a *snap-back* characteristic (thyristor type). The use of a device with this type of characteristic is not recommended. When the TVS fires, the clamping voltage falls to a very low value. If this voltage is less than the output voltage of the regulator, the output capacitors discharge through the device back to the input. This uncontrolled current flow can damage the device.

11 Layout

11.1 Layout Guidelines

The PCB layout of any DC/DC converter is critical to the optimal performance of the design. Poor PCB layout can disrupt the operation of an otherwise good schematic design. Even if the converter regulates correctly, bad PCB layout can mean the difference between a robust design and one that cannot be mass produced. Furthermore, to a great extent, the EMI performance of the regulator is dependent on the PCB layout. In a buck converter, the most critical PCB feature is the loop formed by the input capacitor or capacitors and power ground, as shown in \boxtimes [11-1](#page-35-0). This loop carries large transient currents that can cause large transient voltages when reacting with the trace inductance. These unwanted transient voltages disrupt the proper operation of the converter. Because of this, the traces in this loop must be wide and short, and the loop area as small as possible to reduce the parasitic inductance. \boxtimes [11-2](#page-36-0) shows a recommended layout for the critical components of the LMR36006-Q1.

- 1. *Place the input capacitor or capacitors as close as possible to the VIN and GND terminals.* VIN and GND pins are adjacent, simplifying the input capacitor placement.
- 2. *Place bypass capacitor for VCC close to the VCC pin.* This capacitor must be placed close to the device and routed with short, wide traces to the VCC and GND pins.
- 3. *Use wide traces for the C_{BOOT} capacitor.* Place C_{BOOT} close to the device with short/wide traces to the BOOT and SW pins. Route the SW pin to the N/C pin and used to connect the BOOT capacitor to SW.
- 4. Place the feedback divider as close as possible to the FB pin of the device. Place R_{FBB}, R_{FBT}, and C_{FF}, if used, physically close to the device. The connections to FB and GND must be short and close to those pins on the device. The connection to V_{OUT} can be somewhat longer. However, this latter trace must not be routed near any noise source (such as the SW node) that can capacitively couple into the feedback path of the regulator.
- 5. *Use at least one ground plane in one of the middle layers.* This plane acts as a noise shield and also act as a heat dissipation path.
- 6. *Provide wide paths for VIN, VOUT, and GND.* Making these paths as wide and direct as possible reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
- 7. *Provide enough PCB area for proper heat-sinking.* As stated in セクション *[9.2.1.2.10](#page-25-0)*, enough copper area must be used to ensure a low $R_{\theta JA}$, commensurate with the maximum load current and ambient temperature. The top and bottom PCB layers must be made with two ounce copper; and no less than one ounce. If the PCB design uses multiple copper layers (recommended), these thermal vias can also be connected to the inner layer heat-spreading ground planes.
- 8. *Keep switch area small.* Keep the copper area connecting the SW pin to the inductor as short and wide as possible. At the same time the total area of this node must be minimized to help reduce radiated EMI.

See the following PCB layout resources for additional important guidelines:

- *[Layout Guidelines for Switching Power Supplies Application Report](https://www.ti.com/jp/lit/pdf/SNVA021)*
- *[Simple Switcher PCB Layout Guidelines Application Report](https://www.ti.com/jp/lit/pdf/SNVA054)*
- *[Construction Your Power Supply- Layout Considerations Seminar](https://www.ti.com/jp/lit/pdf/SLUP230)*
- *[Low Radiated EMI Layout Made Simple with LM4360x and LM4600x Application Report](https://www.ti.com/jp/lit/pdf/SNVA721)*

図 **11-1. Current Loops with Fast Edges**

11.1.1 Ground and Thermal Considerations

As previously mentioned, TI recommends using one of the middle layers as a solid ground plane. A ground plane provides shielding for sensitive circuits and traces as well as a quiet reference potential for the control circuitry. Connect the AGND and PGND pins to the ground planes using vias next to the bypass capacitors. PGND pins are connected directly to the source of the low-side MOSFET switch and also connected directly to the grounds of the input and output capacitors. The PGND net contains noise at the switching frequency and can bounce due to load variations. The PGND trace, as well as the VIN and SW traces, must be constrained to one side of the ground planes. The other side of the ground plane contains much less noise; use for sensitive routes.

Use as much copper as possible, for system ground plane, on the top and bottom layers for the best heat dissipation. Use a four-layer board with the copper thickness for the four layers, starting from the top as: 2 oz / 1 oz / 1 oz / 2 oz. A four-layer board with enough copper thickness, and proper layout, provides low current conduction impedance, proper shielding, and lower thermal resistance.

11.2 Layout Example

12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

- *[Two-Stage Power Supply Reference Design for Field Transmitters](http://www.ti.com/tool/PMP15039)*
- *[Wide Vin Power Supply Reference Design for Space-Constrained Industrial Sensors](http://www.ti.com/tool/PMP15040)*
- [Automotive ADAS camera power supply reference design optimized for solution size and low noise](http://www.ti.com/tool/TIDA-050015)
- *[How a DC/DC converter package and pinout design can enhance automotive EMI performance](https://e2e.ti.com/blogs_/b/behind_the_wheel/archive/2018/09/04/how-a-dc-dc-converter-package-and-pinout-design-can-enhance-automotive-emi-performance)*
- *[Introduction to Buck Converters Features: UVLO, Enable, Soft Start, Power Good](https://training.ti.com/introduction-buck-converter-features-uvlo-enable-soft-start-power-good?cu=1135807)*
- *[Introduction to Buck Converters: Understanding Mode Transitions](https://www.ti.com/jp/lit/pdf/https://training.ti.com/introduction-buck-converters-understanding-mode-transitions)*
- *[Introduction to Buck Converters: Minimum On-time and Minimum Off-time Operation](https://www.ti.com/jp/lit/pdf/https://training.ti.com/introduction-buck-converters-minimum-time-and-minimum-time-operation)*
- *[Introduction to Buck Converters: Understanding Quiescent Current Specifications](https://www.ti.com/jp/lit/pdf/https://training.ti.com/introduction-buck-converters-understanding-quiescent-current-specifications)*
- *[Trade-offs between thermal performance and small solution size with DC/DC converters](https://www.ti.com/jp/lit/pdf/https://training.ti.com/trade-offs-between-thermal-performance-and-small-solution-size-dcdc-converters)*
- *[Reduce EMI and shrink solution size with Hot Rod packaging](https://www.ti.com/jp/lit/pdf/https://training.ti.com/reduce-emi-and-shrink-solution-size-hot-rod-packaging)*

12.1.1.1 Custom Design With WEBENCH® Tools

[Click here](https://webench.ti.com/wb5/WBTablet/PartDesigner/quickview.jsp?base_pn=LMR36006-Q1&origin=ODS&litsection=device_support) to create a custom design using the LMR36006-Q1 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}) , output voltage (V_{OUT}) , and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH.](http://www.ti.com/lsds/ti/analog/webench/overview.page?DCMP=sva_web_webdesigncntr_en&HQS=sva-web-webdesigncntr-vanity-lp-en)

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, *[Designing High-Performance, Low-EMI Automotive Power Supplies Application Report](https://www.ti.com/jp/lit/pdf/SNVA780)*
- Texas Instruments, *[Simple Switcher PCB Layout Guidelines Application Report](https://www.ti.com/jp/lit/pdf/SNVA054)*
- Texas Instruments, *[Construction Your Power Supply- Layout Considerations Application Report](https://www.ti.com/jp/lit/pdf/SLUP230)*
- Texas Instruments, *[Low Radiated EMI Layout Made Simple with LM4360x and LM4600x Application Report](https://www.ti.com/jp/lit/pdf/SNVA721)*
- Texas Instruments, *[Semiconductor and IC Package Thermal Metrics Application Report](https://www.ti.com/jp/lit/pdf/SPRA953)*
- Texas Instruments, *[Thermal Design Made Simple with LM43603 and LM43602 Application Report](https://www.ti.com/jp/lit/pdf/SNVA719)*

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com.](https://www.ti.com) Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 サポート・リソース

TI E2E™ サポート [・フォーラム](https://e2e.ti.com)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するも のではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件を](https://www.ti.com/corp/docs/legal/termsofuse.shtml)参照してください。

12.5 Trademarks

HotRod™ and TI E2E™ are trademarks of Texas Instruments. WEBENCH® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.6 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMR36006-Q1 :

• Catalog : [LMR36006](http://focus.ti.com/docs/prod/folders/print/lmr36006.html)

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

TEXAS

TAPE AND REEL INFORMATION

AAS
ISTRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2023

RNX 12

2 x 3 mm, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD

Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224286/A

PACKAGE OUTLINE

RNX0012B VQFN-HR - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RNX0012B VQFN-HR - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

RNX0012B VQFN-HR - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

RNX0012C

PACKAGE OUTLINE

VQFN-HR - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD

NOTES:

- per ASME Y14.5M.
This drawing is subject to change without notice.
-

EXAMPLE BOARD LAYOUT

RNX0012C VQFN-HR - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD

-
-

EXAMPLE STENCIL DESIGN

RNX0012C VQFN-HR - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD

design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI [の販売条件、](https://www.ti.com/ja-jp/legal/terms-conditions/terms-of-sale.html)または [ti.com](https://www.ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated