









LMR43606-Q1 JAJSR71 - JANUARY 2024


# LMR43606-Q1、36V、0.6A 車載用降圧コンバータ、T<sub>JMAX</sub> 150°Cで 2.5µA 未満の I<sub>Q</sub>、 4mm<sup>2</sup> HotRod<sup>™</sup> QFN

# 1 特長

- 車載アプリケーション用に AEC-Q100 認定取得済み:
  - ― 温度グレード 1:-40℃~+125℃、TA
- 機能安全対応
  - 機能安全システムの設計に役立つ資料を利用可
- 効率が 85% 以上 (1mA 時)
- 小さなデザイン サイズとわずかな部品コスト
  - ウェッタブル フランク付きの 2mm × 2mm HotRod ™ パッケージ
  - 内部補償
- 超低 EMI 要件向けの設計
  - スペクトラム拡散によりピーク エミッションを削減
  - 軽負荷時の固定周波数 FPWM モードを MODE/ SYNC ピンで選択可能
  - MODE/SYNC ピンによる F<sub>SW</sub> 同期
- 車載用アプリケーション向けの設計
  - 接合部温度範囲:-40°C~+150°C
  - 42V の車載用ロードダンプに対応
  - 車載のコールドクランク用に V<sub>IN</sub> = 3V に対応
  - V<sub>IN</sub>の最大 95% に調整可能、3.3V および 5V 固 定の Vour オプションが利用可能
- スケーラブルな電源に対応した設計
  - 調整可能な F<sub>SW</sub>: 200kHz~2.2MHz (RTピン)
  - 次の製品とピン互換:
    - LMR43610-Q1 (36V, 1A)
    - LMR36506-Q1 (65V, 600mA)
    - LMR36503-Q1 (65V, 300mA)

# 2 アプリケーション

- 先進運転支援システム:レーダー ECU
- インフォテインメントおよびクラスタ:ヘッド ユニット、
- ボディエレクトロニクス / 照明



# 3 概要

LMR43606-Q1 は、小型の 36V、0.6A 同期整流降圧型 DC/DC コンバータで、2mm × 2mm の HotRod パッケー ジで供給されています。この使いやすいコンバータは 3.0V~36V の広い入力電圧範囲と最大 42V の過渡電圧 に対応しています。

LMR43606-Q1 は、特に常時オンの車載アプリケーション の低スタンバイ電力要件を満たすように設計されていま す。自動モードでは、軽負荷動作時の周波数フォールド バックが可能であり、1.5µA (V<sub>IN</sub> = 13.5V) の無負荷時消 費電流と、軽負荷時の効率向上を実現できます。PWM モードと PFM モードの間のシームレスな移行と非常に小 さな MOSFET ON 抵抗により、負荷範囲全体にわたって 非常に優れた効率が得られます。


制御アーキテクチャと機能セットは、超小型のデザインサ イズに合わせて設計されています。本デバイスは、ピーク 電流モード制御を使用して出力容量を最小化していま す。LMR43606-Q1 は、デュアル ランダム拡散スペクトラ ム、低 EMI の HotRod パッケージ、最適化されたピン配 置を使用して入力フィルタのサイズを最小化しています。 MODE/SYNC および RT ピンのバリアントを使用すると、 200kHz~2.2MHz の周波数に設定または同期して、ノイ ズの影響を受けやすい周波数帯域を回避できます。

LMR43606-Q1 の豊富な機能セットは、広範な車載用最 終機器を簡単に実装できるように設計されています。

### パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	パッケージ サイズ <sup>(2)</sup>
LMR43606-Q1	RPE (VQFN-HR, 9)	2.00mm × 2.00mm

- 詳細については、セクション 11 を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



効率: V<sub>OUT</sub> = 5V (固定)、400kHz



# **Table of Contents**

1 特長	1	7.4 Device Functional Modes	21
2アプリケーション		8 Application and Implementation	<mark>27</mark>
3 概要		8.1 Application Information	<mark>27</mark>
4 Device Comparison Table		8.2 Typical Application	28
5 Pin Configuration and Functions		8.3 Best Design Practices	39
6 Specifications		8.4 Power Supply Recommendations	39
6.1 Absolute Maximum Ratings		8.5 Layout	39
6.2 ESD Ratings		9 Device and Documentation Support	42
6.3 Recommended Operating Conditions		9.1 Device Support	42
6.4 Thermal Information		9.2 Documentation Support	42
6.5 Electrical Characteristics		9.3 サポート・リソース	43
6.6 System Characteristics		9.4 Trademarks	43
6.7 Typical Characteristics		9.5 静電気放電に関する注意事項	43
7 Detailed Description		9.6 用語集	43
7.1 Overview		10 Revision History	
7.2 Functional Block Diagram		11 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	44



# **4 Device Comparison Table**


ORDERABLE PART NUMBER (1)	OUTPUT CURRENT	OUTPUT VOLTAGE	EXTERNAL SYNC	F <sub>SW</sub>	SPREAD SPECTRUM
LMR43606MSC3RPERQ1	0.6A	3.3V fixed / adjustable	Yes (PFM/FPWM selectable)	Fixed 2.2MHz	Yes
LMR43606MSC5RPERQ1	0.6A	5V fixed / adjustable	Yes (PFM/FPWM selectable)	Fixed 2.2MHz	Yes
LMR43606RS3RPERQ1	0.6A	3.3V fixed / adjustable	No (default PFM at light load)	Adjustable with RT resistor	Yes
LMR43606RS5RPERQ1	0.6A	5V fixed / adjustable	No (default PFM at light load)	Adjustable with RT resistor	Yes

<sup>(1)</sup> For more information on device orderable part numbers, see *Device Nomenclature*.

3

Product Folder Links: LMR43606-Q1

# **5 Pin Configuration and Functions**



- A. See セクション 4 for more details. Pin 1 is factory-set for externally adjustable switching frequency RT variants only.
- B. Pin 1 factory-set for fixed switching frequency MODE/SYNC variants only.

図 5-1. 9-Pin (2mm × 2mm) VQFN-HR RPE Package (Top View)

表 5-1. Pin Functions

	PIN	TYPE	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
1	RT or MODE/SYNC	А	For the RT variant, the switching frequency can be adjusted from 200kHz to 2.2MHz.  For the MODE/SYNC variant, the switching frequency can operate in user-selectable PFM/FPWM mode and can be synchronized to an external clock. <i>Do not float this pin</i> .
		Open-drain power-good flag output. Connect to a suitable voltage supply through a current limiting resistor. High = power OK, low = power bad. This pin goes low when EN = low. This pin can be open or grounded when not used.	
3	3 EN/UVLO		Enable input to regulator. High = ON, low = OFF. Can be connected directly to VIN. <i>Do not float this pin</i> .
4	4 VIN P		Input supply to regulator. Connect a high-quality bypass capacitor or capacitors directly to this pin and GND.
5	SW	Р	Regulator switch node. Connect to power inductor.
6	воот	Р	Bootstrap supply voltage for internal high-side driver. Connect a high-quality 100nF capacitor from this pin to the SW pin.
7	VCC	Р	Internal LDO output. Used as supply to internal control circuits. Do not connect to external loads. Can be used as logic supply for power-good flag. Connect a high-quality 1µF capacitor from this pin to GND.
8	VOUT/FB	A	Fixed output options and adjustable output options are available with the VOUT/FB pin variant. Connect to the output voltage node for fixed VOUT. Connect to tap point of feedback voltage divider for adjustable VOUT. See セクション 8.2.2.2.1 for how to select feedback resistor divider values. Check セクション 4 for more details. <i>Do not float this pin</i> .
9	GND	G	Power ground terminal. Connect to system ground. Connect to C <sub>IN</sub> with short, wide traces.
A = Ana	alog, P = Power, G = G	round	



# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

Over the recommended operating junction temperature range (1)

	PARAMETER	MIN	MAX	UNIT
Voltages	VIN to GND	-0.3	42	V
Voltages	SW to GND	-0.3	V <sub>IN</sub> + 0.3	V
Voltages	BOOT to SW	-0.3	5.5	V
Voltages	VCC to GND	-0.3	5.5	V
Voltages	VOUT/FB to GND	-0.3	16	V
Voltages	SYNC/MODE or RT to GND	-0.3	5.5	V
Voltages	PGOOD to GND	-0.3	20	V
Voltages	EN to GND	-0.3	42	V
Temperature	T <sub>J</sub> , Junction temperature	-40	150	°C
Temperature	T <sub>stg</sub> , Storage temperature	-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

# 6.2 ESD Ratings

				UNIT
V <sub>(ESD)</sub>	Floatrostatic disphares	Human-body model (HBM), per AEC Q100-002, HBD ESD Classification Level 2 <sup>(1)</sup>	±2000	٧
		Charged-device model (CDM), per AEC Q100-011 CDM ESD clasiffication Level C5	±750	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification

# **6.3 Recommended Operating Conditions**

Over the recommended operating junction temperature range of -40°C to 150°C (unless otherwise noted)

		MIN	MAX	UNIT
V	Input voltage range for start-up	3.6	36	V
V <sub>IN</sub>	Input voltage range after start-up	3.0	36	V
V <sub>OUT</sub>	Output voltage range with adjustable output voltage setup	1	0.95 × VIN	V
I <sub>OUT</sub>	LMR43606-Q1 continuous DC output current range	0	0.6	Α
TJ	Operating junction temperature	-40	150	°C



### 6.4 Thermal Information

The value of  $R_{\theta JA}$  in this table is only valid for comparison with other packages. These values were calculated in accordance with JESD 51-7, and simulated on a 4-layer JEDEC board. They do not represent the performance obtained in an actual application. For example, a 4-layer PCB can achieve a  $R_{\theta JA}$ = 50°C/W.

		LMR43606-Q1	
	THERMAL METRIC (1)	RPE (VQFN-HR)	UNIT
		9 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance for LMR43606MQ3EVM-2M	50	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance	84.4	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	47.5	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	26.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	25.9	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

#### 6.5 Electrical Characteristics

Limits apply over the recommended operating junction temperature range of  $-40^{\circ}$ C to  $+150^{\circ}$ C, unless otherwise noted. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN} = 13.5$ V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOI	LTAGE (VIN PIN)					
\/	Input voltage rising threshold for start-up	Before start-up	3.2	3.35	3.5	V
V <sub>INMIN</sub>	Input voltage falling threshold	Once operating	2.45	2.7	3	V
I <sub>SD(VIN)</sub>	Shutdown quiescent current at VIN pin	EN = 0V		0.25	1	μΑ
I <sub>QVIN(nonsw)</sub>	Non-switching input current; measured at VIN pin (1)	Fixed 5.0V V <sub>OUT</sub> , V <sub>VOUT/FB</sub> = 5.25V		1.6	3	μA
I <sub>QVIN(nonsw)</sub>	Non-switching input current; measured at VIN pin (1)	Fixed 3.3V V <sub>OUT</sub> , V <sub>VOUT/FB</sub> = 3.47V		1.2	2.2	μΑ
ENABLE (EN	PIN)					
V <sub>EN-WAKE</sub>	EN wakeup threshold		0.5	0.7	1	V
V <sub>EN-VOUT</sub>	Precision enable rising threshold for V <sub>OUT</sub>		1.16	1.23	1.3	V
V <sub>EN-HYST</sub>	Enable hysteresis below V <sub>EN-VOUT</sub>		0.3	0.35	0.4	V
I <sub>LKG-EN</sub>	Enable pin input leakage current	V <sub>EN</sub> = V <sub>IN</sub> = 13.5V		10		nA
INTERNAL L	DO (VCC PIN)					
V <sub>CC</sub>	VCC pin output voltage	V <sub>FB</sub> = 0V, I <sub>VCC</sub> = 1mA	3.1	3.3	3.45	V
VOLTAGE FI	EEDBACK (VOUT/FB PIN)					
V <sub>OUT</sub>	Output voltage accuracy for fixed V <sub>OUT</sub>	3.3V V <sub>OUT</sub> , V <sub>IN</sub> = 3.6V to 36V, FPWM mode	3.27	3.3	3.33	V
V <sub>OUT</sub>	Output voltage accuracy for fixed V <sub>OUT</sub>	5V V <sub>OUT</sub> , V <sub>IN</sub> = 5.5V to 36V, FPWM mode	4.94	5.00	5.06	V
V <sub>FB</sub>	Internal reference voltage accuracy	V <sub>OUT</sub> = 1V, V <sub>IN</sub> = 3.0V to 36V, FPWM mode	0.99	1.00	1.01	V
I <sub>FB(LKG)</sub>	FB input current	Adjustable configuration, FB = 1V		10		nA
CURRENT L	IMITS					
I <sub>PEAKMAX</sub>	High-side peak current limit	LMR43606-Q1	1.25	1.4	1.55	Α
I <sub>VALMAX</sub>	Low-side valley current limit	LMR43606-Q1	0.75	1	1.25	Α
I <sub>PEAKMIN</sub>	Minimum peak current limit	LMR43606-Q1, Auto mode	0.17	0.27	0.37	Α
I <sub>NEGMIN</sub>	Low-side valley current negative limit	LMR43606-Q1, FPWM mode	-0.9	-0.7	-0.5	Α
I <sub>ZC</sub>	Zero-cross current limit	Auto mode	30	80	135	mA
POWER GO	OD (PGOOD PIN)					



Limits apply over the recommended operating junction temperature range of  $-40^{\circ}$ C to +150°C, unless otherwise noted. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN} = 13.5$ V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PGD <sub>OV</sub>	PGOOD upper threshold - rising	% of VOUT/FB (fixed or adj. output)	104	108	111	%
PGD <sub>UV</sub>	PGOOD upper threshold - falling	% of VOUT/FB (fixed or adj. output)	89	91	94.2	%
DOD	PGOOD recovery hysteresis for OV	% of VOUT/FB target regulation voltage	2	2.4	2.8	%
PGD <sub>HYST</sub>	PGOOD recovery hysteresis for UV	% of VOUT/FB target regulation voltage	1.1	3.3	5.9	%
V <sub>PGD-VAL</sub>	Minimum V <sub>IN</sub> for PGOOD function	$V_{EN} = 0V$ , $R_{PGD\_PU} = 10k\Omega$			1.5	V
R <sub>PGD</sub>	PGOOD ON resistance	V <sub>EN</sub> = 3.3V, 200μA pullup current			100	Ω
R <sub>PGD</sub>	PGOOD ON resistance	V <sub>EN</sub> = 0V, 200μA pullup current			100	Ω
t <sub>RESET_FILTER</sub>	PGOOD deglitch delay at falling edge		25	40	75	μs
t <sub>PGOOD_ACT</sub>	Delay time to PGOOD high signal		1.35	2.5	4	ms
SOFT START	1					
t <sub>SS</sub>	Time from first SW pulse to VOUT/FB at 90% of set point.		2	3.5	4.6	ms
t <sub>HICCUP</sub>	Time in hiccup before retry soft start		30	50	75	ms
OSCILLATOR	R (SYNC/MODE PIN)					
t <sub>PULSE_H</sub>	High duration needed to be recognized as a pulse		100			ns
t <sub>PULSE_L</sub>	Low duration needed to be recognized as a pulse		100			ns
t <sub>SYNC</sub>	High/Low level pulse maximum duration to be recognized as a valid clock signal				6	μs
t <sub>MODE</sub>	Time at one level needed to indicate FPWM or Auto Mode		12.5			μs
f <sub>SYNC</sub>	Frequency SYNC range		0.2		2.5	MHz
V <sub>MODE_L</sub>	SYNC/MODE input voltage low level threshold				1	V
V <sub>MODE_H</sub>	SYNC/MODE input voltage high level threshold		1.6			V
OSCILLATOR	R (RT PIN)		-			
F <sub>SW(1MHz)</sub>	Switching frequency with Internal fixed 1 MHz setting	RT pin tie to V <sub>CC</sub>	900	1000	1070	kHz
F <sub>SW(2p2MHz)</sub>	Switching frequency with fixed 2.2 MHz	RT pin tied to GND	2100	2200	2300	kHz
F <sub>SW(Adj)</sub>	Accuracy of external frequency, 400 kHz	R <sub>RT</sub> = 39.2kΩ 0.1% resistor	340	400	460	kHz
SPREAD SPE	ECTRUM					
DeltaFc	Frequency increase/decrease from spread spectrum of internal oscillator	DRSS		±4		%
SWITCH NO	DE					
t <sub>ON-MIN</sub>	Minimum HS switch on-time	FPWM mode I <sub>OUT</sub> = 1A, 2.2MHz fixed		65	75	ns
t <sub>OFF-MIN</sub>	Minimum HS switch off-time			60	85	ns
t <sub>ON-MAX</sub>	Maximum HS switch on-time	HS timeout in dropout	6	9	13	μs
POWER STA	GE	1				1
V <sub>BOOT_UVLO</sub>	Voltage on BOOT pin compared to SW which will turnoff high-side switch			2.1		V
	High-side MOSFET on-resistance	Load = 1A		132	260	mΩ
R <sub>DSON-HS</sub>	riigir oldo moor Er on roolotanoo	2000 171		102	_00	

<sup>(1)</sup> This is the current used by the device open loop. It does not represent the total input current of the system when in regulation.



# 6.6 System Characteristics

The following specifications apply only to the typical applications circuit, with nominal component values. Specifications in the typical (TYP) column apply to  $T_J$  = 25°C only. Specifications in the minimum (MIN) and maximum (MAX) columns apply to the case of typical components over the temperature range of  $T_J$  = -40°C to 150°C. These specifications are not ensured by production testing.


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CU	RRENT					
	lament summent to M	V <sub>IN</sub> = 13.5V, Fixed 3.3V V <sub>OUT</sub> , I <sub>OUT</sub> = 0A, Auto mode		1.5		μΑ
I <sub>QVIN</sub>	Input current to V <sub>IN</sub>	V <sub>IN</sub> = 13.5V, Fixed 5V V <sub>OUT</sub> , I <sub>OUT</sub> = 0A, Auto mode		2		μΑ
POWER STA	AGE					
	Input to output voltage differential to	V <sub>OUT</sub> = 3.3V, fixed 2.2MHz, I <sub>OUT</sub> = 0.6A		0.2		V
V <sub>DROP1</sub>	maintain V <sub>OUT</sub> regulation ≥ 95%, with frequency foldback	V <sub>OUT</sub> = 5V, fixed 2.2MHz, I <sub>OUT</sub> = 0.6A		0.2		V
	Input to output voltage differential to maintain $V_{OUT}$ regulation $\geq 95\%$ and $F_{SW} \geq 1.85 MHz$	V <sub>OUT</sub> = 3.3V, fixed 2.2MHz, I <sub>OUT</sub> = 0.6A		0.7		V
V <sub>DROP2</sub>	Input to output voltage differential to maintain $V_{OUT}$ regulation $\geq 95\%$ and $F_{SW} \geq 1.85 MHz$	V <sub>OUT</sub> = 5V, fixed 2.2MHz trim, I <sub>OUT</sub> = 0.6A		0.9		V
D	Maximum autitals duty avala	V <sub>OUT</sub> =5V, while in frequency fold-back, I <sub>OUT</sub> = 0.6A		98		%
D <sub>MAX</sub>	Maximum switch duty cycle	F <sub>sw</sub> = 1.85MHz, V <sub>OUT</sub> = 5.0V, I <sub>OUT</sub> = 0.6A		87		%
R <sub>FBPARA(min)</sub>	Minimum value of the parallel feedback resistors: R <sub>FBT</sub> //R <sub>FBB</sub>			5		kΩ
PROTECTIO	N					
T <sub>SD(trip)</sub>	Thermal shutdown temperature	Shutdown temperature	158	168	186	°C
T <sub>SD(hyst)</sub>	Thermal shutdown temperature	Recovery temperature		15	20	°C

Product Folder Links: LMR43606-Q1



# **6.7 Typical Characteristics**

Unless otherwise specified, the following conditions apply:  $T_A$  = 25°C,  $V_{IN}$  = 13.5V





# 7 Detailed Description

# 7.1 Overview

The LMR43606-Q1 is a wide input, low-quiescent current, high-performance regulator that can operate over a wide range of duty ratio and switching frequencies, including sub-AM band at 400kHz and above AM band at 2.2MHz. During wide input transients, if the minimum on time or the minimum off time cannot support the desired duty ratio at the higher switching frequency settings, the switching frequency is reduced automatically, allowing the LMR43606-Q1 to maintain the output voltage regulation. With an internally compensated design optimized for minimal output capacitors, the system design process with the LMR43606-Q1 is simplified significantly compared to other buck regulators available in the market.


The LMR43606-Q1 is designed to minimize external component cost and design size while operating in all demanding automotive environments. The LMR43606-Q1 family includes variants that can be set up to operate over a wide switching frequency range, from 200kHz to 2.2MHz, with the correct resistor selection from the RT pin to ground. To further reduce system cost, the PGOOD output feature with built-in delayed release allows the elimination of the reset supervisor in many applications.

The LMR43606-Q1-Q1 family is designed to reduce EMI/EMC emissions. The design includes a dual random spread spectrum switching frequency dithering scheme, has no bond-wire flip-chip on the lead (HotRod) package, and is available with the MODE/SYNC feature (select variants), allowing synchronization to an external clock, when available. Together, these features eliminate the need for any common-mode choke or shielding or any elaborate input filter design scheme, greatly reducing the complexity and cost of the EMI/EMC mitigation measures.

The LMR43606-Q1 comes in an ultra-small, 2mm × 2mm QFN package with wettable flanks, allowing for quick optical inspection along with specially designed corner anchor pins for reliable board level solder connections.



# 7.2 Functional Block Diagram





# 7.3 Feature Description

### 7.3.1 Enable, Start-Up, and Shutdown




図 7-1. VIN UVLO Using the EN Pin






図 7-2. Precision Enable Behavior

# 7.3.2 External CLK SYNC (With MODE/SYNC)

Synchronizing the operation of multiple regulators in a single system, resulting in a well-defined system level performance is often desirable. The select variants in the LMR43606-Q1 with the MODE/SYNC pin allow the power designer to synchronize the device to a common external clock. The LMR43606-Q1 implements an inphase locking scheme, where the rising edge of the clock signal, provided to the MODE/SYNC pin of the LMR43606-Q1, corresponds to the turning on of the high-side device. The external clock synchronization is implemented using a phase locked loop (PLL), eliminating any large glitches. The external clock fed into the LMR43606-Q1 replaces the internal free-running clock, but does not affect any frequency foldback operation. Output voltage continues to be well-regulated. The device remains in FPWM mode and operates in CCM for light loads when synchronization input is provided.

The MODE/SYNC input pin in the LMR43606-Q1 can operate in one of three selectable modes:

- Auto mode: Pulse frequency modulation (PFM) operation is enabled during light load and diode emulation prevents reverse current through the inductor. See セクション 7.4.3.2 for more details.
- FPWM mode: In FPWM mode, diode emulation is disabled, allowing current to flow backwards through the inductor. This allows operation at full frequency even without load current. See セクション 7.4.3.3 for more details.
- SYNC mode: The internal clock locks to an external signal applied to the MODE/SYNC pin. As long as output voltage can be regulated at full frequency and is not limited by minimum off time or minimum on time, clock frequency is matched to the frequency of the signal applied to the MODE/SYNC pin. While the device is in SYNC mode, the device operates as though in FPWM mode: diode emulation is disabled, allowing the frequency applied to the MODE/SYNC pin to be matched without a load.

#### 7.3.2.1 Pulse-Dependent MODE/SYNC Pin Control

Most systems that require more than a single mode of operation from the LMR43606-Q1 are controlled by digital circuitry such as a microprocessor. These systems can generate dynamic signals easily but have difficulty generating multi-level signals. Pulse-dependent MODE/SYNC pin control is useful with these systems. To initiate



pulse-dependent MODE/SYNC pin control, a valid sync signal must be applied. 表 7-1 shows a summary of the pulse dependent mode selection settings.

MODE/SYNC INPUT	MODE
> V <sub>MODE_H</sub>	FPWM with spread spectrum factory setting
< V <sub>MODE_L</sub>	Auto mode with spread spectrum factory setting
Synchronization Clock	SYNC mode

 $\boxtimes$  7-3 shows the transition between auto mode and FPWM mode while in pulse-dependent MODE/SYNC control. The LMR43606-Q1 transitions to a new mode of operation after the time,  $t_{MODE}$ .  $\boxtimes$  7-3 and  $\boxtimes$  7-4 show the details.



☑ 7-3. Transition from Auto Mode and FPWM Mode

If MODE/SYNC voltage remains constant longer than  $t_{\text{MODE}}$ , the LMR43606-Q1 enters either auto mode or FPWM mode with spread spectrum turned on (if factory setting is enabled) and MODE/SYNC continues to operate in pulse-dependent scheme.




図 7-4. Transition from SYNC Mode to Auto Mode




図 7-5. Transition from SYNC Mode to FPWM Mode

#### 7.3.3 Adjustable Switching Frequency (with RT)

The select variants in the LMR43606-Q1 family with the RT pin allow the power designers to set any desired operating frequency between 200kHz and 2.2MHz in the applications. See 図 7-6 to determine the resistor value needed for the desired switching frequency. The RT pin and the MODE/SYNC pin variants share the same pin location. The power supply designer can either use the RT pin variant and adjust the switching frequency of operation as warranted by the application or use the MODE/SYNC variant and synchronize to an external clock signal. See 表 7-2 for selection on programming the RT pin.

表 7-2. RT Pin Setting

RT INPUT	SWITCHING FREQUENCY
VCC	1MHz

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



表	7-2.	RT	Pin	Setting	(続き)
---	------	----	-----	---------	------

RT INPUT	SWITCHING FREQUENCY	
GND	2.2MHz	
RT resistor to GND	Adjustable according to ⊠ 7-6	
Float (not recommended)	No switching	

Use  $\pm$  1 to calculate the value of RT for a desired frequency.

$$RT = \frac{18286}{Fsw^{1.021}} \tag{1}$$

#### where

- RT is the frequency setting resistor value ( $k\Omega$ ).
- F<sub>SW</sub> is the switching frequency.




図 7-6. RT Values vs Frequency

#### 7.3.4 Power-Good Output Operation

Use the power-good feature using the PGOOD pin of the LMR43606-Q1 to reset a system microprocessor whenever the output voltage is out of regulation. This open-drain output remains low under device fault conditions, such as current limit and thermal shutdown, as well as during normal start-up. A glitch filter prevents false flag operation for any short duration excursions in the output voltage, such as during line and load transients. Output voltage excursions lasting less than t<sub>RESET FILTER</sub> do not trip the power-good flag. Power-good operation can best be understood in reference to 図 7-7. 表 7-3 gives a more detailed breakdown of the PGOOD operation. Here, V<sub>PGD<sub>IIV</sub></sub> is defined as the PGD<sub>UV</sub> scaled version of V<sub>OUT</sub> (target regulated output voltage) and V<sub>PGD<sub>HYST</sub></sub> as the PGD<sub>HYST</sub> scaled version of V<sub>OUT</sub>, where both PGD<sub>UV</sub> and PGD<sub>HYST</sub> are listed in セクション 6.5. During the initial power up, a total delay of 6ms (typical) is encountered from the time V<sub>FN-VOLIT</sub> is triggered to the time that the power-good is flagged high. This delay only occurs during the device start-up and is not encountered during any other normal operation of the power-good function. When EN is pulled low, the powergood flag output is also forced low. With EN low, power-good remains valid as long as the input voltage  $(V_{PGD-VAL} \text{ is } \geq 1.5V \text{ (maximum)}).$ 

The power-good output scheme consists of an open-drain n-channel MOSFET, which requires an external pullup resistor connected to a suitable logic supply. It can also be pulled up to either  $V_{CC}$  or  $V_{OUT}$  through an appropriate resistor, as desired. If this function is not needed, the PGOOD pin can be open or grounded. Limit the current into this pin to  $\leq 4mA$ .




図 7-7. Power-Good Operation (OV Events Not Included)

 FAULT CONDITION INITIATED
 FAULT CONDITION ENDS (AFTER WHICH  $t_{PGOOD\_ACT}$  MUST PASS BEFORE PGOOD OUTPUT IS RELEASED)

  $V_{OUT} < V_{PGD_{UV}}$  AND  $t > t_{RESET\_FILTER}$  Output voltage in regulation:  $V_{PGD_{UV}} < V_{PGD_{UV}} < V_{PGD_{UV$ 

表 7-3. Fault Conditions for PGOOD (Pull Low)

# 7.3.5 Internal LDO, VCC, and VOUT/FB Input

The LMR43606-Q1 uses the internal LDO output and the VCC pin for all internal power supply. The VCC pin draws power either from the  $V_{IN}$  (in adjustable output variants) or the VOUT/FB (in fixed-output variants). In the fixed output variants, after the LMR43606-Q1 is active but has yet to regulate, the VCC rail continues to draw power from the input voltage,  $V_{IN}$ , until the VOUT/FB voltage reaches > 3.3V (or when the device has reached steady-state regulation post the soft start). The VCC rail typically measures 3.3V in both adjustable and fixed output variants. During start-up, VCC momentarily exceeds the normal operating voltage, then drops to the normal operating voltage.

# 7.3.6 Bootstrap Voltage and V<sub>BOOT-UVLO</sub> (BOOT Terminal)

The high-side switch driver circuit requires a bias voltage higher than VIN to make sure the HS switch is turned ON. The capacitor connected between BOOT and SW works as a charge pump to boost voltage on the BOOT terminal to (SW+VCC). The boot diode is integrated on the LMR43606-Q1 die to minimize physical design size. TI recommends a 100nF capacitor rated for 10V or higher for CBOOT. The BOOT rail has a UVLO setting. This UVLO has a threshold of VBOOT-UVLO and is typically set at 2.1V. If the CBOOT capacitor is not charged above this voltage with respect to the SW pin, then the part initiates a charging sequence, turning on the low-side switch before attempting to turn on the high-side device.

### 7.3.7 Output Voltage Selection



When using the fixed-output configuration from the LMR43606-Q1 family, simply connect the FB pin (identified as VOUT/FB pin for fixed-output variants in the rest of the data sheet) to the system output voltage node. See セクション 4 for more details.




図 7-8. Setting Output Voltage for Adjustable Output Variant

### 7.3.8 Spread Spectrum

Spread spectrum eliminates peak emissions at specific frequencies by spreading these peaks across a wider range of frequencies than a part with fixed-frequency operation. The LMR43606-Q1 implements a modulation pattern designed to reduce low frequency-conducted emissions from the first few harmonics of the switching frequency. The pattern can also help reduce the higher harmonics that are more difficult to filter, which can fall in the FM band. These harmonics often couple to the environment through electric fields around the switch node and inductor. The LMR43606-Q1 uses a spread of frequencies which can spread energy smoothly across the FM and TV bands. The device implements dual random spread spectrum (DRSS). DRSS is a combination of a triangular frequency spreading pattern and pseudorandom frequency hopping. The combination allows the spread spectrum to be very effective at spreading the energy at the following:

- Fundamental switching harmonic with slow triangular pattern
- · High frequency harmonics with additional pseudo-random jumps at the switching frequency

The advantage of DRSS is the equivalent harmonic attenuation in the upper frequencies with a smaller fundamental frequency deviation. This advantage reduces the amount of input current and output voltage ripple that is introduced at the modulating frequency. Additionally, the LMR43606-Q1 also allows the user to further reduce the output voltage ripple caused by the spread spectrum modulating pattern.

The spread spectrum is only available while the clock of the device is free running at the natural frequency. Any of the following conditions overrides spread spectrum, turning spread spectrum off:

- The clock is slowed due to operation at low-input voltage this is operation in dropout.
- The clock is slowed under light load in auto mode. Note that if you are operating in FPWM mode, spread spectrum can be active, even if there is no load.
- The clock is slowed due to high input to output voltage ratio. This mode of operation is expected if on time reaches minimum on time. See the セクション 6.5.
- · The clock is synchronized with an external clock.


# 7.3.9 Soft Start and Recovery from Dropout

When designing with the LMR43606-Q1, consider slow rise in output voltage due to recovery from dropout and soft start as a two separate operating conditions, as shown in  $\boxtimes$  7-9 and  $\boxtimes$  7-10. Soft start is triggered by any of the following conditions:

- · Power is applied to the VIN pin of the device, releasing undervoltage lockout.
- EN is used to turn on the device.
- Recovery from shutdown due to overtemperature protection

After soft start is triggered, the IC takes the following actions:

- The reference used by the IC to regulate output voltage is slowly ramped up. The net result is that output voltage, if previously 0V, takes t<sub>SS</sub> to reach 90% of the desired value.
- Operating mode is set to auto mode of operation, activating the diode emulation mode for the low-side MOSFET. This action allows start-up without pulling the output low. This is true even when there is a voltage already present at the output during a prebias start-up.






図 7-9. Soft Start With and Without Prebias Voltage

w.ti.com/ja-jp JAJSR71 – JANUARY 2024

### 7.3.9.1 Recovery from Dropout

Any time the output voltage falls more than a few percent, output voltage ramps up slowly. This condition, called graceful recovery from dropout in this document, differs from soft start in two important ways:

- The reference voltage is set to approximately 1% above what is needed to achieve the existing output voltage.
- If the device is set to FPWM, the device continues to operate in that mode during the recovery from dropout. If output voltage were to suddenly be pulled up by an external supply, the LMR43606-Q1 can pull down on the output. Note that all protections that are present during normal operation are in place, preventing any catastrophic failure if output is shorted to a high voltage or ground.




図 7-10. Recovery from Dropout

Whether output voltage falls due to high load or low input voltage, after the condition that causes output to fall below the set point is removed, the output climbs at the same speed as during start-up. shows an example of this behavior.

#### 7.3.10 Current Limit and Short Circuit

The LMR43606-Q1 incorporates both peak and valley inductor current limit to provide protection to the device from overloads and short circuits and limit the maximum output current. Valley current limit prevents inductor current runaway during short circuits on the output, while both peak and valley limits work together to limit the maximum output current of the converter. Cycle-by-cycle current limit is used for overloads, while hiccup mode is used for sustained short circuits. Finally, a zero current detector is used on the low-side power MOSFET to implement diode emulation (DEM) at light loads. The typical value of this current limit is found under the  $I_{ZC}$  in t > 0.5.

$$I_{OUT}\Big|_{max} = \frac{I_{PEAKMAX} + I_{VALMAX}}{2} \tag{2}$$

If, during current limit, the voltage on the FB input falls below about 0.4V due to a short circuit, the device enters into hiccup mode. In this mode, the device stops switching for  $t_{HICCUP}$  (see totaleq 0.5), or about 94ms and then goes through a normal restart with soft start. If the short-circuit condition remains, the device runs in current limit for about 20ms (typical) and then shuts down again. This cycle repeats as long as the short-circuit-condition persists. This mode of operation helps reduce the temperature rise of the device during a hard short on the output. The output current is greatly reduced during hiccup mode. After the output short is removed and the hiccup delay is passed, the output voltage recovers normally.



#### 7.3.11 Thermal Shutdown

Thermal shutdown limits total power dissipation by turning off the internal switches when the device junction temperature exceeds 168°C (typical). Thermal shutdown does not trigger below 158°C (minimum). After thermal shutdown occurs, hysteresis prevents the part from switching until the junction temperature drops to approximately 153°C (typical). When the junction temperature falls below 153°C (typical), the LMR43606-Q1 attempts another soft start.

While the LMR43606-Q1 is shut down due to high junction temperature, power continues to be provided to VCC. To prevent overheating due to a short circuit applied to VCC, the LDO that provides power for VCC has reduced current limit while the part is disabled due to high junction temperature. The LDO only provides a few milliamperes during thermal shutdown.

#### 7.3.12 Input Supply Current

The LMR43606-Q1 is designed to have very low input supply current when regulating light loads. This design is achieved by powering much of the internal circuitry from the output. The VOUT/FB pin in the fixed-output voltage variants is the input to the LDO that powers the majority of the control circuits. By connecting the VOUT/FB input pin to the output node of the regulator, a small amount of current is drawn from the output. This current is reduced at the input by the ratio of  $V_{OUT}$  /  $V_{IN}$  as described in  $\not \equiv 3$ .

$$I_{QVIN} = I_Q + I_{EN} + I_{BIAS} \times \frac{V_{OUT}}{\eta_{eff} \times V_{IN}}$$
(3)

#### where

- I<sub>QVIN</sub> is the total standby (switching) current consumed by the operating (switching) buck converter when unloaded.
- I<sub>Q</sub> is the current drawn from the V<sub>IN</sub> terminal.
- I<sub>EN</sub> is current drawn by the EN terminal. Include this current if EN is connected to VIN. Check I<sub>LKG-EN</sub> in セクション 6.5 for I<sub>EN</sub>.

Product Folder Links: LMR43606-Q1

- I<sub>BIAS</sub> is bias current drawn by the BIAS LDO.
- $\eta_{eff}$  is the light-load efficiency of the buck converter with  $I_{QVIN}$  removed from the input current of the buck converter.  $\eta_{eff}$  = 0.8 is a conservative value that can be used under normal operating conditions.

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

7.4 Device Functional Modes

#### 7.4.1 Shutdown Mode

The EN pin provides electrical ON and OFF control of the device. When the EN pin voltage is below 0.7V (typical), both the converter and the internal LDO have no output voltage and the part is in shutdown mode. In shutdown mode, the quiescent current drops to typically 250nA.

# 7.4.2 Standby Mode

The internal LDO has a lower EN threshold than the output of the converter. When the EN pin voltage is above 1V (maximum) and below the precision enable threshold for the output voltage, the internal LDO regulates the VCC voltage at 3.3V typical. The internal power MOSFETs of the SW node remain off unless the voltage on EN pin goes above the precision enable threshold. The LMR43606-Q1 also employs UVLO protection.

#### 7.4.3 Active Mode

The LMR43606-Q1 is in active mode whenever the EN pin is above  $V_{EN-VOUT}$ ,  $V_{IN}$  is high enough to satisfy  $V_{INMIN}$ , and no other fault conditions are present. The simplest way to enable the operation is to connect the EN pin to  $V_{IN}$ , which allows self start-up when the applied input voltage exceeds the minimum  $V_{INMIN}$ .

In active mode, depending on the load current, input voltage, and output voltage, the LMR43606-Q1 is in one of five modes:

- Continuous conduction mode (CCM) with fixed switching frequency when load current is above half of the inductor current ripple
- Auto mode Light Load Operation: PFM when switching frequency is decreased at very light load
- FPWM mode Light Load Operation: Continuous conduction mode (CCM) when the load current is lower than half of the inductor current ripple
- Minimum on time: At high input voltage and low output voltages, the switching frequency is reduced to maintain regulation
- Dropout mode: When switching frequency is reduced to minimize voltage dropout

#### 7.4.3.1 CCM Mode

$$D = T_{ON} / T_{SW}$$
 (4)

In an ideal buck converter where losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage:

$$D = V_{OUT} / V_{IN}$$
 (5)




図 7-11. SW Voltage and Inductor Current Waveforms in Continuous Conduction Mode (CCM)

# 7.4.3.2 Auto Mode – Light-Load Operation

The LMR43606-Q1 can have two behaviors while lightly loaded. One behavior, called auto mode operation, allows for seamless transition between normal current mode operation while heavily loaded and highly efficient light-load operation. The other behavior, called FPWM mode, maintains full frequency even when unloaded. Which mode the LMR43606-Q1 operates in depends on which variant from this family is selected. Note that all parts operate in FPWM mode when synchronizing frequency to an external signal.

The light-load operation is employed in the LMR43606-Q1 only in auto mode. The light load operation employs two techniques to improve efficiency:

- Diode emulation, which allows DCM operation (see 図 7-12)
- Frequency reduction (ee 


  ▼ 7-12)

Note that while these two features operate together to improve light load efficiency, these features operate independently.

#### 7.4.3.2.1 Diode Emulation

Diode emulation prevents reverse current through the inductor which requires a lower frequency needed to regulate given a fixed peak inductor current. Diode emulation also limits ripple current as frequency is reduced. With a fixed peak current, as output current is reduced to zero, frequency must be reduced to near zero to maintain regulation.






In auto mode, the low-side device is turned off after the SW node current is near zero. As a result, after output current is less than half of what inductor ripple can be in CCM, the part operates in DCM which is equivalent to the statement that diode emulation is active.

### 図 7-12. PFM Operation

The LMR43606-Q1 has a minimum peak inductor current setting (see I<sub>PEAKMIN</sub> in セクション 6.5) while in auto mode. After current is reduced to a low value with fixed input voltage, on time is constant. Regulation is then achieved by adjusting frequency. This mode of operation is called PFM mode regulation.

# 7.4.3.2.2 Frequency Reduction

The LMR43606-Q1 reduces frequency whenever output voltage is high. This function is enabled whenever the internal error amplifier compensation output, COMP, an internal signal, is low and there is an offset between the regulation set point of VOUT/FB and the voltage applied to VOUT/FB. The net effect is that there is larger output impedance while lightly loaded in auto mode than in normal operation. Output voltage must be approximately 1% high when the part is completely unloaded.



In auto mode, after the output current drops below approximately 1/10th the rated current of the part, output resistance increases so that output voltage is 1% high while the buck is completely unloaded.

#### 図 7-13. Steady State Output Voltage Versus Output Current in Auto Mode


In PFM operation, a small DC positive offset is required on the output voltage to activate the PFM detector. The lower the frequency in PFM, the more DC offset is needed on  $V_{OUT}$ . If the DC offset on  $V_{OUT}$  is not acceptable, a dummy load at  $V_{OUT}$  or FPWM mode can be used to reduce or eliminate this offset.

English Data Sheet: SNVSCM5



# 7.4.3.3 FPWM Mode - Light-Load Operation

In FPWM mode, frequency is maintained while lightly loaded. To maintain frequency, a limited reverse current is allowed to flow through the inductor. Reverse current is limited by reverse current limit circuitry. See セクション 6.5 for reverse current limit values.



In FPWM mode, Continuous Conduction (CCM) is possible even if  $I_{OUT}$  is less than half of  $I_{ripple}$ 

# 図 7-14. FPWM Mode Operation

For all devices, in FPWM mode, frequency reduction is still available if output voltage is high enough to command minimum on time even while lightly loaded, allowing good behavior during faults which involve output being pulled up.


#### 7.4.3.4 Minimum On-Time (High Input Voltage) Operation

The LMR43606-Q1 continues to regulate output voltage even if the input-to-output voltage ratio requires an on time less than the minimum on time of the chip with a given clock setting. This event is accomplished using valley current control. At all times, the compensation circuit dictates both a maximum peak inductor current and a maximum valley inductor current. If for any reason, valley current is exceeded, the clock cycle is extended until valley current falls below that determined by the compensation circuit. If the converter is not operating in current limit, the maximum valley current is set above the peak inductor current, preventing valley control from being used unless there is a failure to regulate using peak current only. If the input-to-output voltage ratio is too high, such that the inductor current peak value exceeds the peak command dictated by compensation, the high-side device cannot be turned off quickly enough to regulate output voltage. As a result, the compensation circuit reduces both peak and valley current. After a low enough current is selected by the compensation circuit, valley current matches that being commanded by the compensation circuit. Under these conditions, the low-side device is kept on and the next clock cycle is prevented from starting until inductor current drops below the desired valley current. Since on time is fixed at the minimum value, this type of operation resembles that of a device using a Constant On-Time (COT) control scheme; see  $\boxed{2}$  7-15.

Product Folder Links: LMR43606-Q1

Copyright © 2024 Texas Instruments Incorporated






In valley control mode, minimum inductor current is regulated, not peak inductor current.

図 7-15. Valley Current Mode Operation

# 7.4.3.5 Dropout

Dropout operation is defined as any input-to-output voltage ratio that requires frequency to drop to achieve the required duty cycle. At a given clock frequency, duty cycle is limited by minimum off time. After this limit is reached as shown in  $\boxtimes$  7-17 if clock frequency was to be maintained, the output voltage falls. Instead of allowing the output voltage to drop, the LMR43606-Q1 extends the high-side switch on time past the end of the clock cycle until the needed peak inductor current is achieved. The clock is allowed to start a new cycle once peak inductor current is achieved or after a predetermined maximum on time,  $t_{ON-MAX}$ , of approximately  $9\mu$ s passes. As a result, after the needed duty cycle cannot be achieved at the selected clock frequency due to the existence of a minimum off time, frequency drops to maintain regulation. As shown in  $\boxtimes$  7-16, if input voltage is low enough so that output voltage cannot be regulated even with an on time of  $t_{ON-MAX}$ , output voltage drops to slightly below the input voltage by  $V_{DROP}$ . For additional information on recovery from dropout, refer to  $\boxtimes$  7-10.




Output voltage and frequency versus input voltage: If there is little difference between input voltage and output voltage setting, the IC reduces frequency to maintain regulation. If input voltage is too low to provide the desired output voltage at approximately 110kHz, input voltage tracks output voltage.

図 7-16. Frequency and Output Voltage in Dropout

Product Folder Links: LMR43606-Q1





Switching waveforms while in dropout. Inductor current takes longer than a normal clock to reach the desired peak value. As a result, frequency drops. This frequency drop is limited by  $t_{\text{ON-MAX}}$ .

図 7-17. Dropout Waveforms

# 8 Application and Implementation

注

以下のアプリケーション情報は、テキサス・インスツルメンツの製品仕様に含まれるものではなく、テキサス・インスツルメンツはその正確性も完全性も保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

# 8.1 Application Information

The LMR43606-Q1 step-down DC-to-DC converter is typically used to convert a higher DC voltage to a lower DC voltage. LMR43606-Q1 supports a maximum output current of 0.6A. The following design procedure can be used to select components for the LMR43606-Q1.


注

All of the capacitance values given in the following application information refer to effective values unless otherwise stated. The effective value is defined as the actual capacitance under DC bias and temperature, not the rated or nameplate values. Use high-quality, low-ESR, ceramic capacitors with an X7R or better dielectric throughout. All high value ceramic capacitors have a large voltage coefficient in addition to normal tolerances and temperature effects. Under DC bias the capacitance drops considerably. Large case sizes and higher voltage ratings are better in this regard. To help mitigate these effects, multiple capacitors can be used in parallel to bring the minimum effective capacitance up to the required value. This can also ease the RMS current requirements on a single capacitor. A careful study of bias and temperature variation of any capacitor bank must be made to make sure that the minimum value of effective capacitance is provided.



# 8.2 Typical Application

☑ 8-1 shows a typical application circuit for the LMR43606-Q1. This device is designed to function over a wide range of external components and system parameters. However, the internal compensation is designed for a certain range of external inductance and output capacitance. As a quick-start guide, provide typical component values for a range of the most common output voltages.



- A. The RT pin is factory-set for externally adjustable switching frequency RT variants only. Tying this pin to GND results in 2.2MHz switching frequency. See セクション 7.3.3 for details.
- B. The MODE/SYNC pin is factory-set for fixed frequency MODE/SYNC variants only. Tying this pin to GND results in AUTO mode. See セクション 7.3.2 for details.

図 8-1. Example Application Circuit

表 8-1. Typical External Component Values for Adjustable Output LMR43606-Q1

f <sub>sw</sub> (1) (kHz)	V <sub>OUT</sub> (V)	L (µH)	NOMINAL C <sub>OUT</sub> (RATED CAPACITANCE)	R <sub>FBT</sub> <sup>(3)</sup> (kΩ)	R <sub>FBB</sub> (kΩ)	C <sub>IN</sub>	С <sub>воот</sub>	C <sub>VCC</sub>
400	3.3	33	3 × 22µF	33.2	14.3	4.7µF + 1 × 100nF	100nF	1µF
2200	3.3	4.7	1 × 22µF	33.2	14.3	4.7µF + 1 × 100nF	100nF	1μF
400	5	47	3 × 22µF	49.9	12.4	4.7µF + 1 × 100nF	100nF	1µF
2200	5	5.6	1 × 22µF	49.9	12.4	4.7µF + 1 × 100nF	100nF	1µF

- (1) Inductor values are calculated based on typical  $V_{IN} = 12V$ .
- (2) The switching frequencies listed here can be achieved in a number of ways depending on the device variant. For RT devices see セクション 7.3.3. For MODE/SYNC devices see セクション 7.3.2.
- (3) For R<sub>FBT</sub> and R<sub>FBB</sub> values outside the range stated above, see セクション 8.2.2.2.1.

表 8-2. Typical External Component Values for Fixed Output LMR43606-Q1

fsw (kHz)	V <sub>OUT</sub> (V)	L (µH)	NOMINAL C <sub>OUT</sub> (RATED CAPACITANCE)	R <sub>FBT</sub> (kΩ)	R <sub>FBB</sub> (kΩ)	C <sub>IN</sub>	Своот	C <sub>VCC</sub>
400	3.3	33	3 × 22µF	0	DNP	4.7µF + 1 × 100nF	100nF	1µF
2200	3.3	4.7	1 × 22µF	0	DNP	4.7µF + 1 × 100nF	100nF	1µF
400	5	47	3 × 22µF	0	DNP	4.7µF + 1 × 100nF	100nF	1µF
2200	5	5.6	1 × 22µF	0	DNP	4.7µF + 1 × 100nF	100nF	1µF

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

# 8.2.1 Design Requirements

セクション 8.2.2 provides a detailed design procedure based on 表 8-3.

表 8-3. Detailed Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE	
Input voltage	12V, (4V to 36V)	
Output voltage	3.3V	
Maximum output current	0A to 2A	
Switching frequency	2200kHz	

### 8.2.2 Detailed Design Procedure

The following design procedure applies to 図 8-1 and 表 8-2.

### 8.2.2.1 Choosing the Switching Frequency

The choice of switching frequency is a compromise between conversion efficiency and overall design size. Lower switching frequency implies reduced switching losses and usually results in higher system efficiency. However, higher switching frequency allows the use of smaller inductors and output capacitors, hence, a more compact design. For this example, 2200kHz is used.

### 8.2.2.2 Setting the Output Voltage

The VOUT/FB pin of the device can be either connected directly to the output capacitor or the mid point of a feedback resistor divider. When connected directly to the output capacitor, the device operates as a fixed output option. The 3.3V or 5V fixed output options are factory trimmed and are unique to a specific device. See セクション 4 for the selection of fixed output voltage versions.

#### 8.2.2.2.1 FB for Adjustable Output

If other voltages are desired, the VOUT/FB pin can be connected to a feedback resistor divider network to set the output voltage. The divider network is comprised of  $R_{FBT}$  and  $R_{FBB}$ , and closes the loop between the output voltage and the converter. The converter regulates the output voltage by holding the voltage on the FB pin equal to the internal reference voltage,  $V_{REF}$ . The converter determines whether fixed output voltage or adjustable output voltage is required by sensing the resistance of the feedback path during start-up. To make that the converter regulates to the desired output voltage, the typical minimum value for the parallel combination of  $R_{FBT}$  and  $R_{FBB}$  is  $5k\Omega$  while the typical maximum value is  $10k\Omega$  as shown in  $\pm$  6.  $\pm$  7 can be used as a starting point to determine the value of  $R_{FBT}$ . Reference  $\pm$  8-4 for a list of acceptable resistor values for various output voltages.

$$5 k\Omega < R_{FBT} | |R_{FBB} \le 10 k\Omega \tag{6}$$

$$R_{FBT} \le 10 \ k\Omega \times \frac{V_{OUT}}{1 \ V} \tag{7}$$

#### 表 8-4. Recommended Feedback Resistor Values for Various Output Voltages

V <sub>OUT</sub> (V)	R <sub>FBT</sub> <sup>(1)</sup> (kΩ)	R <sub>FBB</sub> (kΩ)
2.5	24.9	16.5
3.3	33.2	14.3
5	49.9	12.4
6	60.4	12.1
9	90.9	11.3

<sup>(1)</sup> R<sub>FBT</sub> and R<sub>FBB</sub> based on 1% standard resistor values.

For this 3.3V example, the user can choose the *LMR43606MSC3RPERQ1* and connect the VOUT/FB pin directly to the output capacitor.

Product Folder Links: LMR43606-Q1

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

#### 8.2.2.3 Inductor Selection

The parameters for selecting the inductor are the inductance and saturation current. The inductance is based on the desired peak-to-peak ripple current and is normally chosen to be in the range of 20% to 40% of the maximum output current. Note that when selecting the ripple current for applications with much smaller maximum load than the maximum available from the device, use the maximum device current.  $\pm$  8 can be used to determine the value of inductance. The constant K is the percentage of inductor current ripple. For this example, choose K = 0.4 and find an inductance of L = 4.53 $\mu$ H. Select the standard value of 4.7 $\mu$ H.

$$L = \frac{(V_{IN} - V_{OUT})}{f_{SW} \times K \times I_{OUTmax}} \times \frac{V_{OUT}}{V_{IN}}$$
(8)

Ideally, the saturation current rating of the inductor is at least as large as the high-side switch current limit,  $I_{PEAKMAX}$  (see 2000). This size makes sure that the inductor does not saturate, even during a short circuit on the output. When the inductor core material saturates, the inductance falls to a very low value, causing the inductor current to rise very rapidly. Although the valley current limit,  $I_{VALMAX}$ , is designed to reduce the risk of current runaway, a saturated inductor can cause the current to rise to high values very rapidly. This event can lead to component damage. Do not allow the inductor to saturate. Inductors with a ferrite core material have very hard saturation characteristics, but usually have lower core losses than powdered iron cores. Powered iron cores exhibit a *soft* saturation, allowing some relaxation in the current rating of the inductor. However, powered iron cores have more core losses at frequencies above about 1MHz. In any case, the inductor saturation current must not be less than the maximum peak inductor current at full load.

The maximum inductance is limited by the minimum current ripple for the current mode control to perform correctly. As a rule, the minimum inductor ripple current must be no less than about 10% of the device maximum rated current under nominal conditions.

### 8.2.2.4 Output Capacitor Selection

The current mode control scheme of the LMR43606-Q1 devices allows operation over a wide range of output capacitance. The output capacitor bank is usually limited by the load transient requirements and stability rather than the output voltage ripple. Refer to  $\frac{1}{5}$  8-1 for typical output capacitor value for 3.3V and 5V output voltages. Based on  $\frac{1}{5}$  8-1, for a 3.3V output design, choose the recommended 2 × 22 $\mu$ F ceramic output capacitor for this example. For other designs with other output voltages, WEBENCH can be used as a starting point for selecting the value of output capacitor.

In practice, the output capacitor has the most influence on the transient response and loop-phase margin. Load transient testing and bode plots are the best way to validate any given design and must always be completed before the application goes into production. In addition to the required output capacitance, a small ceramic capacitor placed on the output can help reduce high-frequency noise. Small-case size ceramic capacitors in the range of 1nF to 100nF can be very helpful in reducing spikes on the output caused by inductor and board parasitics.

Limit the maximum value of total output capacitance to about 10 times the design value, or  $1000\mu F$ , whichever is smaller. Large values of output capacitance can adversely affect the start-up behavior of the regulator as well as the loop stability. If values larger than noted here must be used, then a careful study of start-up at full load and loop stability must be performed.

### 8.2.2.5 Input Capacitor Selection

The ceramic input capacitors provide a low impedance source to the regulator in addition to supplying the ripple current and isolating switching noise from other circuits. A minimum ceramic capacitance of 4.7µF is required on the input of the LMR43606-Q1. This must be rated for at least the maximum input voltage that the application requires, preferably twice the maximum input voltage. This capacitance can be increased to help reduce input voltage ripple and maintain the input voltage during load transients. In addition, a small case size 100nF ceramic capacitor must be used at the input, as close a possible to the regulator. In the case of the LMR43606MQ3EVM-2M this capacitor is placed approximately 0.4mm away from the regulator. This placement



provides a high frequency bypass for the control circuits internal to the device. For this example, a 4.7µF, 50V, X7R (or better) ceramic capacitor is chosen. The 100nF must also be rated at 50V with an X7R dielectric.

Using an electrolytic capacitor on the input in parallel with the ceramics is often desirable. This statement is especially true if long leads or traces are used to connect the input supply to the regulator. The moderate ESR of this capacitor can help damp any ringing on the input supply caused by the long power leads. The use of this additional capacitor also helps with voltage dips caused by input supplies with unusually high impedance.

Most of the input switching current passes through the ceramic input capacitor or capacitors. The approximate RMS value of this current can be calculated from  $\pm$  9 and must be checked against the manufacturer maximum ratings.

$$I_{RMS} \cong \frac{I_{OUT}}{2}$$
 (9)

# 8.2.2.6 CBOOT

The LMR43606-Q1 requires a bootstrap capacitor connected between the BOOT pin and the SW pin. This capacitor stores energy that is used to supply the gate drivers for the power MOSFETs. A high-quality ceramic capacitor of 100nF and at least 16V is required.

#### 8.2.2.7 VCC

#### 8.2.2.8 CFF Selection

In some cases, a feedforward capacitor can be used across R<sub>FBT</sub> to improve the load transient response or improve the loop-phase margin. *Optimizing Transient Response of Internally Compensated DC-DC Converters with Feedforward Capacitor* application report is helpful when experimenting with a feedforward capacitor.

Due to the nature of the feedback detect circuitry, the value of  $C_{FF}$  must be limited to make sure that the desired output voltage is established when configuring for adjustable output voltages. Follow  $\stackrel{>}{\underset{\sim}{\sim}}$  10 to make sure  $C_{FF}$  remains below the maximum value.

$$C_{FF} < C_{OUT} \times \frac{\sqrt{V_{OUT}}}{1.2 M\Omega} \tag{10}$$

# 8.2.2.9 External UVLO

In some cases, an input UVLO level different than that provided internal to the device is needed. This level can be accomplished by using the circuit shown in  $\boxtimes$  8-2. The input voltage at which the device turns on is designated as  $V_{ON}$  while the turn-off voltage is  $V_{OFF}$ . First, a value for  $R_{ENB}$  is chosen in the range of  $10k\Omega$  to  $100k\Omega$ , then  $\pm$  11 and  $\pm$  12 are used to calculate  $R_{ENT}$  and  $V_{OFF}$  respectively.




図 8-2. Setup for External UVLO Application



$$R_{ENT} = \left(\frac{V_{ON}}{V_{EN} - V_{OUT}} - 1\right) \times R_{ENB} \tag{11}$$

$$V_{OFF} = V_{ON} \times \left(1 - \frac{V_{EN} - HYS}{V_{EN} - VOUT}\right) \tag{12}$$

#### where

- V<sub>ON</sub> is the V<sub>IN</sub> turn-on voltage.
- V<sub>OFF</sub> is the V<sub>IN</sub> turn-off voltage.

# 8.2.2.10 Maximum Ambient Temperature

As with any power conversion device, the LMR43606-Q1 dissipates internal power while operating. The effect of this power dissipation is to raise the internal temperature of the converter above ambient. The internal die temperature ( $T_J$ ) is a function of the ambient temperature, the power loss, and the effective thermal resistance,  $R_{\theta JA}$ , of the device, and PCB combination. The maximum junction temperature for the LMR43606-Q1 must be limited to 150°C. This limit establishes a limit on the maximum device power dissipation and, therefore, the load current.  $\overrightarrow{\times}$  13 shows the relationships between the important parameters. Seeing that larger ambient temperatures ( $T_A$ ) and larger values of  $R_{\theta JA}$  reduce the maximum available output current is easy. The converter efficiency can be estimated by using the curves provided in this data sheet. If the desired operating conditions cannot be found in one of the curves, interpolation can be used to estimate the efficiency. Alternatively, the EVM can be adjusted to match the desired application requirements and the efficiency can be measured directly. The correct value of  $R_{\theta JA}$  is more difficult to estimate. For more information reference Semiconductor and IC Package Thermal Metrics application report.

$$I_{OUT} \bigg|_{MAX} = \frac{\left(T_J - T_A\right)}{R_{\theta JA}} \times \frac{\eta}{(1 - \eta)} \times \frac{1}{V_{OUT}}$$
(13)

#### where

• η is the efficiency.

The effective  $R_{\theta,IA}$  is a critical parameter and depends on many factors such as the following:

- Power dissipation
- Air temperature and flow
- PCB area
- · Copper heat-sink area
- Number of thermal vias under the package
- · Adjacent component placement

Use 式 14 to estimate the IC junction temperature for a given operating condition.

$$T_I \cong T_A + R_{\theta IA} \times IC \ Power \ Loss$$
 (14)

#### where

- T<sub>J</sub> is the IC junction temperature (°C).
- T<sub>A</sub> is the ambient temperature (°C).
- R<sub>θJA</sub> is the thermal resistance (°C/W).
- IC power loss is the power loss for the IC (W).

The IC Power loss mentioned above is the overall power loss minus the loss that comes from the inductor DC resistance. The overall power loss can be approximated by using WEBENCH for a specific operating condition and temperature.

Use the following resources as guides to optimal thermal PCB design and estimating  $R_{\theta JA}$  for a given application environment:

· Thermal Design by Insight not Hindsight application report




- A Guide to Board Layout for Best Thermal Resistance for Exposed Pad Packages application report
- Semiconductor and IC Package Thermal Metrics application report
- Thermal Design Made Simple with LM43603 and LM43602 application report
- PowerPAD™ Thermally Enhanced Package application report
- PowerPAD™ Made Easy application report
- Using New Thermal Metrics application report
- PCB Thermal Calculator



# 8.2.3 Application Curves


Unless otherwise specified the following conditions apply:  $V_{IN}$  = 12V,  $T_A$  = 25°C.





# 8.2.3 Application Curves (continued)


Unless otherwise specified the following conditions apply:  $V_{IN}$  = 12V,  $T_A$  = 25°C.





# 8.2.3 Application Curves (continued)

Unless otherwise specified the following conditions apply:  $V_{IN}$  = 12V,  $T_A$  = 25°C.





## 8.2.3 Application Curves (continued)

Unless otherwise specified the following conditions apply:  $V_{IN}$  = 12V,  $T_A$  = 25°C.




図 8-21. Typical CISPR 25 Radiated EMI 150kHz - 30MHz Rod Antenna Red: Peak Detect, Green: Average Detect



図 8-22. Typical CISPR 25 Radiated EMI 30MHz – 230MHz Vertical Bicon Antenna Red: Peak Detect, Green: Average Detect




図 8-23. Typical CISPR 25 Radiated EMI 30MHz – 230MHz Horizontal Bicon Antenna Red: Peak Detect, Green: Average Detect

V<sub>IN</sub> = 13.5V




図 8-24. Typical CISPR 25 Radiated EMI 300MHz – 1GHz Vertical Log Antenna Red: Peak Detect, Green: Average Detect

 $f_{SW} = 2.2MHz$ 

Load = 0.6A





図 8-25. Typical CISPR 25 Radiated EMI 300MHz - 1GHz Horizontal Log Antenna Red: Peak Detect, Green: Average Detect



### 8.2.3 Application Curves (continued)

Unless otherwise specified the following conditions apply:  $V_{IN}$  = 12V,  $T_A$  = 25°C.



Ferrite Bead Part Number: FBMH3225HM601NT

Alternate Ferrite Bead Part Number: FBMH3225HM102N




図 8-26. Typical Input EMI Filter

- A. The RT pin is factory-set for externally adjustable switching frequency RT variants only. Tying this pin to GND results in 2.2MHz switching frequency. See セクション 7.3.3 for details.
- B. The MODE/SYNC pin is factory-set for fixed frequency MODE/SYNC variants only. Tying this pin to GND results in auto mode. See セクション 7.3.2 for details.

図 8-27. Example Application Circuit

## 表 8-5. BOM for Typical Application Curves

U1	<b>f</b> sw	V <sub>out</sub>	L	NOMINAL C <sub>OUT</sub> (RATED CAPACITANCE)	RFBT	RFBB	CFF
LMR43606MSC3RPERQ1	2200kHz	3.3V Fixed	5.6μH, 31mΩ	2 × 22µF	0Ω	DNP	DNP

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

· ·

- · Do not exceed the Absolute Maximum Ratings.
- Do not exceed the Recommended Operating Conditions.
- Do not exceed the ESD Ratings.

8.3 Best Design Practices

- · Do not allow the EN input to float.
- · Do not allow the output voltage to exceed the input voltage, nor go below ground.
- Follow all the guidelines and suggestions found in this data sheet before committing the design to production. TI application engineers are ready to help critique design and PCB layout to help make the project a success.

## 8.4 Power Supply Recommendations

$$I_{IN} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta} \tag{15}$$

where

n is the efficiency.

If the regulator is connected to the input supply through long wires or PCB traces, special care is required to achieve good performance. The parasitic inductance and resistance of the input cables can have an adverse effect on the operation of the regulator. The parasitic inductance, in combination with the low-ESR, ceramic input capacitors, can form an underdamped resonant circuit, resulting in overvoltage transients at the input to the regulator. The parasitic resistance can cause the voltage at the VIN pin to dip whenever a load transient is applied to the output. If the application is operating close to the minimum input voltage, this dip can cause the regulator to momentarily shut down and reset. The best way to solve these kind of issues is to limit the distance from the input supply to the regulator or plan to use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of these types of capacitors help dampen the input resonant circuit and reduce any overshoots. A value in the range of  $20\mu\text{F}$  to  $100\mu\text{F}$  is usually sufficient to provide input damping and help to hold the input voltage steady during large load transients.

Sometimes, for other system considerations, an input filter is used in front of the regulator. This action can lead to instability, as well as some of the effects mentioned above, unless designed carefully. The AN-2162 Simple Success With Conducted EMI From DC/DC Converters application report provides helpful suggestions when designing an input filter for any switching regulator.

In some cases, a transient voltage suppressor (TVS) is used on the input of regulators. One class of this device has a *snap-back* characteristic (thyristor type). TI does not recommend the use of a device with this type of characteristic. When the TVS fires, the clamping voltage falls to a very low value. If this voltage is less than the output voltage of the regulator, the output capacitors discharge through the device back to the input. This uncontrolled current flow can damage the device.

#### 8.5 Layout

#### 8.5.1 Layout Guidelines

The PCB layout of any DC/DC converter is critical to the best performance of the design. Poor PCB layout can disrupt the operation of an otherwise good schematic design. Even if the converter regulates correctly, bad PCB layout can mean the difference between a robust design and one that cannot be mass produced. Furthermore, to a great extent, the EMI performance of the regulator is dependent on the PCB layout. In a buck converter, the most critical PCB feature is the loop formed by the input capacitor or capacitors and power ground, as shown in  $\boxtimes$  8-28. This loop carries large transient currents that can cause large transient voltages when reacting with the trace inductance. These unwanted transient voltages disrupt the proper operation of the converter. Because of



this, the traces in this loop must be wide and short, and the loop area as small as possible to reduce the parasitic inductance. 🗵 8-29 shows a recommended layout for the critical components of the LMR43606-Q1.

- Place the input capacitors as close as possible to the VIN and GND terminals.
- Place bypass capacitor for VCC close to the VCC pin. This capacitor must be placed close to the device and routed with short, wide traces to the VCC and GND pins.
- Use wide traces for the  $C_{BOOT}$  capacitor. Place  $C_{BOOT}$  close to the device with short/wide traces to the BOOT and SW pins.
- Place the feedback divider as close as possible to the FB pin of the device. Place R<sub>FBB</sub>, R<sub>FBT</sub>, and C<sub>FF</sub>, if used, physically close to the device. The connections to FB and GND must be short and close to those pins on the device. The connection to V<sub>OUT</sub> can be somewhat longer. However, the latter trace must not be routed near any noise source (such as the SW node) that can capacitively couple into the feedback path of the regulator.
- Use at least one ground plane in one of the middle layers. This plane acts as a noise shield and as a heat dissipation path.
- Provide wide paths for VIN, VOUT, and GND. Making these paths as wide and direct as possible reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
- Provide enough PCB area for proper heat-sinking. As stated in セクション 8.2.2.10, enough copper area must be used to make sure of e a low R<sub>θJA</sub>, commensurate with the maximum load current and ambient temperature. The top and bottom PCB layers must be made with two ounce copper and no less than one ounce. If the PCB design uses multiple copper layers (recommended), these thermal vias can also be connected to the inner layer heat-spreading ground planes.
- *Keep the switch area small.* Keep the copper area connecting the SW pin to the inductor as short and wide as possible. At the same time, the total area of this node must be minimized to help reduce radiated EMI.

See the following PCB layout resources for additional important guidelines:

- · Layout Guidelines for Switching Power Supplies application report
- Simple Switcher PCB Layout Guidelines application report
- Construction Your Power Supply- Layout Considerations seminar
- Low Radiated EMI Layout Made Simple with LM4360x and LM4600x application report




図 8-28. Current Loops With Fast Edges

#### 8.5.1.1 Ground and Thermal Considerations

As previously mentioned, TI recommends using one of the middle layers as a solid ground plane. A ground plane provides shielding for sensitive circuits and traces as well as a quiet reference potential for the control circuitry. Connect the GND pin to the ground planes using vias next to the bypass capacitors. The GND trace, as well as the VIN and SW traces, must be constrained to one side of the ground planes. The other side of the ground plane contains much less noise; use for sensitive routes.

Copyright © 2024 Texas Instruments Incorporated



TI recommends providing adequate device heat-sinking by having enough copper near the GND pin. See 🗵 8-29 for example layout. Use as much copper as possible, for system ground plane, on the top and bottom layers for the best heat dissipation. Use a four-layer board with the copper thickness for the four layers, starting from the top as: 2 oz / 1 oz / 2 oz. A four-layer board with enough copper thickness, and proper layout, provides low current conduction impedance, proper shielding and lower thermal resistance.

### 8.5.2 Layout Example




図 8-29. Example Layout

English Data Sheet: SNVSCM5



# 9 Device and Documentation Support

## 9.1 Device Support

## 9.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

#### 9.1.2 Device Nomenclature

図 9-1 shows the device naming nomenclature of the LMR43606-Q1-Q1. See セクション 4 for the availability of each variant. Contact TI sales representatives or on TI's E2E™ support forum for detail and availability of other options; minimum order quantities apply.




図 9-1. Device Naming Nomenclature

### 9.2 Documentation Support

#### 9.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Optimizing Transient Response of Internally Compensated DC-DC Converters with Feedforward Capacitor application report
- Texas Instruments, Thermal Design by Insight not Hindsight application report
- Texas Instruments, A Guide to Board Layout for Best Thermal Resistance for Exposed Pad Packages application report
- · Texas Instruments, Semiconductor and IC Package Thermal Metrics application report
- Texas Instruments, Thermal Design Made Simple with LM43603 and LM43602 application report
- Texas Instruments, PowerPAD™ Thermally Enhanced Package Application Report
- Texas Instruments, PowerPAD™ Made Easy application report
- Texas Instruments, Using New Thermal Metrics application report
- Texas Instruments, Layout Guidelines for Switching Power Supplies application report
- Texas Instruments, Simple Switcher PCB Layout Guidelines application report
- Texas Instruments, Construction Your Power Supply- Layout Considerations seminar
- Texas Instruments, Low Radiated EMI Layout Made Simple with LM4360x and LM4600x application report
- Texas Instruments, AN-2162 Simple Success With Conducted EMI From DC/DC Converters application report

<u>資料に関するフィードバック (ご意見やお問い合わせ) を送信</u> Copyright © 2024 Texas In



## 9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

### 9.4 Trademarks

HotRod<sup>™</sup>, PowerPAD<sup>™</sup>, and テキサス・インスツルメンツ E2E<sup>™</sup> are trademarks of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

# 9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

# 9.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

# 10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES				
January 2024	*	Initial Release				



# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: LMR43606-Q1

# 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 20-Jun-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LMR43606MSC3RPERQ1	ACTIVE	VQFN-HR	RPE	9	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 150	6M3Q	Samples
LMR43606MSC5RPERQ1	ACTIVE	VQFN-HR	RPE	9	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 150	6M5Q	Samples
LMR43606RS3RPERQ1	ACTIVE	VQFN-HR	RPE	9	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 150	6R3Q	Samples
LMR43606RS5RPERQ1	ACTIVE	VQFN-HR	RPE	9	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 150	6R5Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# PACKAGE OPTION ADDENDUM

www.ti.com 20-Jun-2024


continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

2 x 2, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**Instruments** www.ti.com



PLASTIC QUAD FLATPACK - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

<sup>5.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated