

# 10-MHz LOW-NOISE LOW-VOLTAGE LOW-POWER OPERATIONAL AMPLIFIERS

Check for Samples: LMV721, LMV722

#### **FEATURES**


- Power-Supply Voltage Range: 2.2 V to 5.5 V
- Low Supply Current: 930 μA/Amplifier at 2.2 V
- High Unity-Gain Bandwidth: 10 MHz
- Rail-to-Rail Output Swing
  - 600-Ω Load: 120 mV From Either Rail at 2.2 V
  - 2-kΩ Load: 50 mV From Either Rail at 2.2 V
- Input Common-Mode Voltage Range Includes Ground
- Input Voltage Noise: 9 nV/ $\sqrt{Hz}$  at f = 1 kHz

#### **APPLICATIONS**

- Cellular and Cordless Phones
- Active Filter and Buffers
- Laptops and PDAs
- Battery Powered Electronics

# OUT 1 5 V<sub>CC+</sub> 1N+ N+ 1N-

## LMV722...D, DGK, OR DRG PACKAGE (TOP VIEW)



#### DESCRIPTION/ORDERING INFORMATION

The LMV721 (single) and LMV722 (dual) are low-noise low-voltage low-power operational amplifiers that can be designed into a wide range of applications. The LMV721 and LMV722 have a unity-gain bandwidth of 10 MHz, a slew rate of 5 V/ $\mu$ s, and a quiescent current of 930  $\mu$ A/amplifier at 2.2 V.

The LMV721 and LMV722 are designed to provide optimal performance in low-voltage and low-noise systems. They provide rail-to-rail output swing into heavy loads. The input common-mode voltage range includes ground, and the maximum input offset voltage are 3.5 mV (over recommended temperature range) for the devices. Their capacitive load capability is also good at low supply voltages. The operating range is from 2.2 V to 5.5 V.

#### ORDERING INFORMATION(1)

| T <sub>A</sub> |        | PACKAGE <sup>(</sup> | 2)           | ORDERABLE PART NUMBER | TOP-SIDE MARKING (3) |
|----------------|--------|----------------------|--------------|-----------------------|----------------------|
|                | Single | SC-70 – DCK          | Reel of 3000 | LMV721IDCKR           | DK                   |
|                |        | 3C-70 - DCK          | Reel of 250  | LMV721IDCKT           | RK_                  |
|                |        | SOT-23 - DBV         | Reel of 3000 | LMV721IDBVR           | RBF_                 |
| -40°C to 105°C |        | SOIC - D             | Reel of 2500 | LMV722IDR             | M\/7221              |
|                | Dual   | 30IC - D             | Tube of 75   | LMV722ID              | MV722I               |
|                | Dual   | VSSOP - DGK          | Reel of 2500 | LMV722IDGKR           | R6_                  |
|                |        | QFN – DRG            | Reel of 2500 | LMV722IDRGR           | ZYY                  |

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

<sup>(2)</sup> Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

<sup>(3)</sup> DBV/DCK/DGK: The actual top-side marking has one additional character that designates the wafer fab/assembly site.



#### **Typical Application**



### Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

|                                     |  | •                          | MIN   | MAX        | UNIT |
|-------------------------------------|--|----------------------------|-------|------------|------|
| V <sub>CC+</sub> - V <sub>CC-</sub> | Supply voltage <sup>(2)</sup>          |                            |       | 6          | V    |
| V <sub>ID</sub>                     | Differential input voltage (3)         |                            | ±Supp | ly voltage | V    |
|                                     |  | D package <sup>(5)</sup>   |       | 97         |      |
|                                     |  | DBV package <sup>(5)</sup> |       | 206        |      |
| $\theta_{JA}$                       | Package thermal impedance (4)          | DCK package <sup>(5)</sup> |       | 252        | °C/W |
|                                     |  | DGK package <sup>(5)</sup> |       | 172        |      |
|                                     |  | DRG package <sup>(6)</sup> |       | 50.7       |      |
| TJ                                  | Operating virtual-junction temperature |                            |       | 150        | °C   |
| T <sub>stg</sub>                    | Storage temperature range              |                            | -65   | 150        | °C   |

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values (except differential voltages and V<sub>CC</sub> specified for the measurement of I<sub>OS</sub>) are with respect to the network GND.
- (3) Differential voltages are at IN+ with respect to IN-.
- (4) Maximum power dissipation is a function of T<sub>J</sub>(max), θ<sub>JA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any allowable ambient temperature is P<sub>D</sub> = (T<sub>J</sub>(max) T<sub>A</sub>)/θ<sub>JA</sub>. Operating at the absolute maximum T<sub>J</sub> of 150°C can affect reliability.
- (5) The package thermal impedance is calculated in accordance with JESD 51-7.
- (6) The package thermal impedance is calculated in accordance with JESD 51-5.

#### **Recommended Operating Conditions**

|                     |  | MIN | MAX | UNIT |
|---------------------|--|-----|-----|------|
| $V_{CC+} - V_{CC-}$ | Supply voltage                         | 2.2 | 5.5 | V    |
| T <sub>J</sub>      | Operating virtual-junction temperature | -40 | 105 | °C   |

#### **ESD Protection**

|                  | TYP  | UNIT |
|------------------|------|------|
| Human-Body Model | 2000 | V    |
| Machine Model    | 100  | V    |

Submit Documentation Feedback



#### **Electrical Characteristics**

 $V_{CC+}$  = 2.2 V,  $V_{CC-}$  = GND,  $V_{ICR}$  =  $V_{CC+}/2$ ,  $V_{Q}$  =  $V_{CC+}/2$ , and  $R_L$  > 1 M $\Omega$  (unless otherwise noted)

|                 | PARAMETER                          | TEST CONDITIONS  | T <sub>J</sub> | MIN   | TYP   | MAX   | UNIT               |
|-----------------|------------------------------------|--|----------------|-------|-------|-------|--------------------|
| V               | Input offset voltage               |  | 25°C           |       | 0.02  | 3     | mV                 |
| V <sub>IO</sub> | input onset voltage                |  | -40°C to 105°C |       |       | 3.5   | IIIV               |
| $TCV_IO$        | Input offset voltage average drift |  | 25°C           |       | 0.6   |       | μV/°C              |
| $I_{IB}$        | Input bias current                 |  | 25°C           |       | 260   |       | nA                 |
| $I_{IO}$        | Input offset current               |  | 25°C           |       | 25    |       | nA                 |
| CMMR            | Common mode rejection ratio        | V <sub>ICR</sub> = 0 V to 1.3 V  | 25°C           | 70    | 88    |       | dB                 |
| CIVIIVIK        | Common-mode rejection ratio        | VICR = 0 V to 1.5 V  | -40°C to 105°C | 64    |       |       | иБ                 |
| PSRR            | Power cumply rejection ratio       | $V_{CC+} = 2.2 \text{ V to 5 V},$  | 25°C           | 80    | 90    |       | ٩D                 |
| FORK            | Power-supply rejection ratio       | $V_O = 0$ , $V_{ICR} = 0$  | -40°C to 105°C | 70    |       |       | dB                 |
| W               | Input common mode voltage          | CMRR ≥ 50 dB   | 35°C           |       | -0.3  |       | V                  |
| $V_{ICR}$       | Input common-mode voltage          |  | 25°C           |       | 1.3   |       | V                  |
|                 |                                    | $R_L = 600 \Omega$   | 25°C           | 75    | 81    |       |                    |
| ^               | Lorge signal valtage gain          | $V_0 = 0.75 \text{ V to 2 V}$  | -40°C to 105°C | 70    |       |       | ٩D                 |
| $A_{VD}$        | Large-signal voltage gain          | $R_{L} = 2 k\Omega$  | 25°C           | 75    | 84    |       | dB                 |
|                 |                                    | $V_0 = 0.5 \text{ V to } 2.1 \text{ V}$  | -40°C to 105°C | 70    |       |       |                    |
|                 |                                    | D 000 0 to V /0  | 25°C           | 2.090 | 2.125 |       |                    |
|                 |                                    | $R_L = 600 \Omega \text{ to } V_{CC+}/2$   | -40°C to 105°C | 2.065 |       |       |                    |
|                 |                                    |  | 25°C           |       | 0.071 | 0.120 |                    |
|                 |                                    |  | -40°C to 105°C |       |       | 0.145 | .,                 |
| $V_{O}$         | Output swing                       | D 010 / 1/2 /0   | 25°C           | 2.150 | 2.177 |       | V                  |
|                 |                                    | $R_L = 2 k\Omega \text{ to } V_{CC+}/2$  | -40°C to 105°C | 2.125 |       |       |                    |
|                 |                                    |  | 25°C           |       | 0.056 | 0.080 |                    |
|                 |                                    |  | -40°C to 105°C |       |       | 0.105 |                    |
|                 |                                    | Sourcing, V <sub>O</sub> = 0 V,  | 25°C           | 10    | 14.9  |       |                    |
|                 |                                    | $V_{IN(diff)} = \pm 0.5 \text{ V}$   | -40°C to 105°C | 5     |       |       |                    |
| I <sub>O</sub>  | Output current                     | Sinking, $V_0 = 2.2 \text{ V}$ ,   | 25°C           | 10    | 17.6  |       | mA                 |
|                 |                                    | $V_{IN(diff)} = \pm 0.5 V$   | -40°C to 105°C | 5     |       |       |                    |
|                 |                                    | 110/704  | 25°C           |       | 0.93  | 1.3   |                    |
|                 |                                    | LMV721   | -40°C to 105°C |       |       | 1.5   |                    |
| I <sub>CC</sub> | Supply current                     | 111/700  | 25°C           |       | 1.81  | 2.4   | mA                 |
|                 |                                    | LMV722   | -40°C to 105°C |       |       | 2.6   |                    |
| SR              | Slew rate <sup>(1)</sup>           |  | 25°C           |       | 4.9   |       | V/μs               |
| GBW             | Gain bandwidth product             |  | 25°C           |       | 10    |       | MHz                |
| Фт              | Phase margin                       |  | 25°C           |       | 67.4  |       | 0                  |
| G <sub>m</sub>  | Gain margin                        |  | 25°C           |       | -9.8  |       | dB                 |
| V <sub>n</sub>  | Input-referred voltage noise       | f = 1 kHz  | 25°C           |       | 9     |       | nV/√ <del>Hz</del> |
| In              | Input-referred current noise       | f = 1 kHz  | 25°C           |       | 0.3   |       | pA/√ <del>Hz</del> |
| THD             | Total harmonic distortion          | $f = 1 \text{ kHz}, \text{ AV} = 1, \\ R_L = 600 \ \Omega, \text{ V}_O = 500 \ \text{mV}_{pp}$ | 25°C           |       | 0.004 |       | %                  |

<sup>(1)</sup> Connected as voltage follower with 1-V step input. Number specified is the slower of the positive and negative slew rate.



#### **Electrical Characteristics**

 $V_{CC+}$  = 5 V,  $V_{CC-}$  = GND,  $V_{ICR}$  =  $V_{CC+}/2$ ,  $V_{O}$  =  $V_{CC+}/2$ , and  $R_L$  > 1 M $\Omega$  (unless otherwise noted)


|                   | PARAMETER                          | TEST CONDITIONS   | TJ             | MIN   | TYP   | MAX   | UNIT               |  |
|-------------------|------------------------------------|---|----------------|-------|---|-------|--------------------|--|
| V <sub>IO</sub>   | Input offset voltage               |   | 25°C           |       | -0.08   | 3     | mV                 |  |
| VЮ                | iliput oliset voltage              |   | -40°C to 105°C |       |   | 3.5   | IIIV               |  |
| TCV <sub>IO</sub> | Input offset voltage average drift |   | 25°C           |       | 0.6   |       | μV/°C              |  |
| I <sub>IB</sub>   | Input bias current                 |   | 25°C           |       | 260   |       | nA                 |  |
| I <sub>IO</sub>   | Input offset current               |   | 25°C           |       | 25  |       | nA                 |  |
| CNANAD            | Common mode rejection ratio        | V 0 V to 4.1 V  | 25°C           | 80    | 89  |       | ٩D                 |  |
| CMMR              | Common-mode rejection ratio        | $V_{ICR} = 0 V \text{ to } 4.1 V$                                     | -40°C to 105°C | 75    |   |       | dB                 |  |
| PSRR              | Dower cumply rejection retic       | $V_{CC+} = 2.2 \text{ V to 5 V},$                                     | 25°C           | 70    | 90  |       | .ID                |  |
| PORK              | Power-supply rejection ratio       | $V_O = 0$ , $V_{ICR} = 0$   | -40°C to 105°C | 64    |   |       | dB                 |  |
| .,                | Land and a second and the second   | CMRR ≥ 50 dB  | 0500           |       | -0.3  |       |                    |  |
| $V_{ICR}$         | Input common-mode voltage          |   | 25°C           |       | 4.1   |       | V                  |  |
|                   |                                    | $R_L = 600 \Omega$ ,  | 25°C           | 80    | 87  |       |                    |  |
| •                 | Lanca discalculta sa sais          | $V_0 = 0.75 \text{ V to } 4.8 \text{ V}$                              | -40°C to 105°C | 70    |   |       | -ID                |  |
| $A_{VD}$          | Large-signal voltage gain          | $R_L = 2 k\Omega$   | 25°C           | 80    | 94  |       | dB                 |  |
|                   |                                    | $V_0 = 0.7 \text{ V to } 4.9 \text{ V}$                               | -40°C to 105°C | 70    |   |       |                    |  |
|                   |                                    |   | 25°C           | 4.84  | 4.882   |       |                    |  |
|                   |                                    | $R_L = 600 \Omega \text{ to } V_{CC+}/2$                              | -40°C to 105°C | 4.815 |   |       |                    |  |
|                   |                                    |   | 25°C           |       | 0.134   | 0.19  |                    |  |
| V <sub>O</sub>    |                                    |   | -40°C to 105°C |       |   | 0.215 |                    |  |
|                   | Output swing                       |   | 25°C           | 4.93  | 4.952   |       | V                  |  |
|                   |                                    | $R_L = 2 k\Omega$ to $V_{CC+}/2$                                      | -40°C to 105°C | 4.905 |   |       |                    |  |
|                   |                                    |   | 25°C           |       | 0.076   | 0.11  |                    |  |
|                   |                                    |   | -40°C to 105°C |       |   | 0.135 |                    |  |
|                   |                                    | Sourcing, V <sub>O</sub> = 0 V,                                       | 25°C           | 20    | 52.6  |       |                    |  |
|                   |                                    | $V_{IN(diff)} = \pm 0.5 \text{ V}$                                    | -40°C to 105°C | 12    |   |       |                    |  |
| lo                | Output current                     | Sinking, $V_O = 2.2 \text{ V}$ ,                                      | 25°C           | 15    | 23.7  |       | mA                 |  |
|                   |                                    | $V_{IN(diff)} = \pm 0.5 \text{ V}$                                    | -40°C to 105°C | 8.5   |   |       |                    |  |
|                   |                                    |   | 25°C           |       | 1.03  | 1.4   |                    |  |
|                   |                                    | LMV721  | -40°C to 105°C |       |   | 1.7   |                    |  |
| I <sub>CC</sub>   | Supply current                     |   | 25°C           |       | 2.01  | 2.4   | mA                 |  |
|                   |                                    | LMV722  | -40°C to 105°C |       | 0.134<br>4.952<br>0.076<br>52.6<br>23.7<br>1.03<br>2.01<br>5.25<br>10<br>72 | 2.8   |                    |  |
| SR                | Slew rate <sup>(1)</sup>           |   | 25°C           |       | 5.25  |       | V/µs               |  |
| GBW               | Gain bandwidth product             |   | 25°C           |       |   |       | MHz                |  |
| Φ <sub>m</sub>    | Phase margin                       |   | 25°C           |       |   |       | 0                  |  |
| G <sub>m</sub>    | Gain margin                        |   | 25°C           |       | -11   |       | dB                 |  |
| V <sub>n</sub>    | Input-referred voltage noise       | f = 1 kHz   | 25°C           |       | 8.5   |       | nV/√ <del>Hz</del> |  |
| I <sub>n</sub>    | Input-referred current noise       | f = 1 kHz   | 25°C           |       | 0.2   |       | pA/√ <del>Hz</del> |  |
| THD               | Total harmonic distortion          | f = 1  kHz,  AV = 1,<br>$R_L = 600 \Omega, V_O = 500 \text{ mV}_{pp}$ | 25°C           |       | 0.001   |       | %                  |  |

<sup>(1)</sup> Connected as voltage follower with 1-V step input. Number specified is the slower of the positive and negative slew rate.





#### **TYPICAL CHARACTERISTICS**

# **SUPPLY CURRENT**












**SOURCING CURRENT** 

**OUTPUT VOLTAGE** 






SINKING CURRENT **OUTPUT VOLTAGE** 






#### **TYPICAL CHARACTERISTICS (continued)**


#### SINKING CURRENT vs OUTPUT VOLTAGE




OUTPUT VOLTAGE SWING
vs
SUPPLY VOLTAGE



INPUT OFFSET VOLTAGE
vs
INPUT COMMON-MODE VOLTAGE




# INPUT OFFSET VOLTAGE vs INPUT COMMON-MODE VOLTAGE







#### **TYPICAL CHARACTERISTICS (continued)**













**INPUT VOLTAGE NOISE FREQUENCY** 



**INPUT CURRENT NOISE FREQUENCY** 




100

1k




#### **TYPICAL CHARACTERISTICS (continued)**



**PSRR** 





GAIN AND PHASE vs FREQUENCY


f - Frequency - Hz

10k


100k

1M

10M




GAIN AND PHASE vs FREQUENCY






#### **TYPICAL CHARACTERISTICS (continued)**

#### SLEW RATE vs SUPPLY VOLTAGE




#### THD vs FREQUENCY




#### **PULSE RESPONSE**

$$\mbox{V}_{\mbox{\scriptsize cc}}$$
 = 5 V,  $\mbox{R}_{\mbox{\tiny L}}$  = 2 k $\Omega,$   $\mbox{C}_{\mbox{\tiny L}}$  = 21.2 nF,  $\mbox{R}_{\mbox{\scriptsize o}}$  = 0  $\Omega$ 



#### **PULSE RESPONSE**

$$\mbox{V}_{\mbox{\scriptsize cc}}$$
 = 5 V,  $\mbox{R}_{\mbox{\tiny L}}$  = 2 k $\Omega,$   $\mbox{C}_{\mbox{\tiny L}}$  = 21.2 nF,  $\mbox{R}_{\mbox{\scriptsize o}}$  = 2.1  $\Omega$ 




2 µs per Division

# TEXAS INSTRUMENTS

#### TYPICAL CHARACTERISTICS (continued)

#### **PULSE RESPONSE**


#### $\mbox{V}_{\mbox{\scriptsize cc}}$ = 5 V, $\mbox{R}_{\mbox{\tiny L}}$ = 2 k $\Omega,$ $\mbox{C}_{\mbox{\tiny L}}$ = 21.2 nF, $\mbox{R}_{\mbox{\scriptsize o}}$ = 9.5 $\Omega$



2 µs per Division

#### **PULSE RESPONSE**


$$\mbox{V}_{\mbox{\scriptsize cc}}$$
 = 5 V,  $\mbox{R}_{\mbox{\tiny L}}$  = 600  $\Omega,$   $\mbox{C}_{\mbox{\tiny L}}$  = 21.2 nF,  $\mbox{R}_{\mbox{\scriptsize o}}$  = 0  $\Omega$ 



2 µs per Division

#### **PULSE RESPONSE**


$$\mbox{V}_{\mbox{\scriptsize cc}}$$
 = 2.2 V,  $\mbox{R}_{\mbox{\tiny L}}$  = 2 k $\Omega,$   $\mbox{C}_{\mbox{\tiny L}}$  = 2.12 nF,  $\mbox{R}_{\mbox{\scriptsize o}}$  = 0  $\Omega$ 



1 µs per Division

#### PULSE RESPONSE


$$\mbox{V}_{\mbox{\tiny CC}}$$
 = 5 V,  $\mbox{R}_{\mbox{\tiny L}}$  = 10 k $\Omega,$   $\mbox{C}_{\mbox{\tiny L}}$  = 21.2 nF,  $\mbox{R}_{\mbox{\tiny O}}$  = 0  $\Omega$ 



2 µs per Division

#### **PULSE RESPONSE**


$$V_{cc}$$
 = 2.2 V,  $R_{L}$  = 2  $\Omega$ ,  $C_{L}$  = 2.12 nF,  $R_{o}$  = 0  $\Omega$ 



1 µs per Division

#### **PULSE RESPONSE**

$$\mbox{V}_{\mbox{\scriptsize cc}}$$
 = 2.2 V,  $\mbox{R}_{\mbox{\tiny L}}$  = 10 k $\Omega$ ,  $\mbox{C}_{\mbox{\tiny L}}$  = 2.12 nF,  $\mbox{R}_{\mbox{\scriptsize o}}$  = 0  $\Omega$ 



1 µs per Division




#### **TYPICAL CHARACTERISTICS (continued)**


#### **PULSE RESPONSE**

#### **PULSE RESPONSE**

 $\mbox{V}_{\mbox{\tiny CC}}$  = 2.2 V,  $\mbox{R}_{\mbox{\tiny L}}$  = 10 k $\Omega,$   $\mbox{C}_{\mbox{\tiny L}}$  = 2.12 nF,  $\mbox{R}_{\mbox{\tiny O}}$  = 11.5  $\Omega$ 

 $V_{cc}$  = 2.2 V,  $R_{\scriptscriptstyle L}$  = 10 k $\Omega$ ,  $C_{\scriptscriptstyle L}$  = 2.12 nF,  $R_{\scriptscriptstyle O}$  = 2.2  $\Omega$ 






1 µs per Division

#### **PULSE RESPONSE**

$$\mbox{V}_{\mbox{\scriptsize cc}}$$
 = 2.2 V,  $\mbox{R}_{\mbox{\tiny L}}$  = 600  $\Omega,$   $\mbox{C}_{\mbox{\tiny L}}$  = 1.89 nF,  $\mbox{R}_{\mbox{\scriptsize o}}$  = 0  $\Omega$ 



1 µs per Division



#### **REVISION HISTORY**

| CI | hanges from Revision B (August 2010) to Revision C   | Page |
|----|--|------|
| •  | Changed all temperature parameters from max of 85°C to 105°C   | 1    |
| •  | Changed supply voltage max value to 6 in Absolute Maximum Ratings table  | 2    |
| •  | Changed supply voltage MAX value to 5.5 in Recommended Operating Conditions table                                    | 2    |
| •  | Changed $A_{VD}$ , $V_O$ test conditons for $R_L$ = 600 $\Omega$ : 0.75 V to 4.8 V                                   | 4    |
| •  | Changed A <sub>VD</sub> , V <sub>O</sub> test conditons for R <sub>L</sub> = 2 k $\Omega$ $\Omega$ : 0.75 V to 4.8 V | 4    |

www.ti.com 29-Dec-2024

#### PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan     | Lead finish/<br>Ball material | MSL Peak Temp      | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| LMV721IDBVR      | ACTIVE | SOT-23       | DBV                | 5    | 3000           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 105   | (RBFA, RBFM)            | Samples |
| LMV721IDCKR      | ACTIVE | SC70         | DCK                | 5    | 3000           | RoHS & Green | NIPDAU   SN<br>  NIPDAUAG     | Level-1-260C-UNLIM | -40 to 105   | (RKA, RKM)              | Samples |
| LMV721IDCKT      | ACTIVE | SC70         | DCK                | 5    | 250            | RoHS & Green | NIPDAU   NIPDAUAG             | Level-1-260C-UNLIM | -40 to 105   | (RKA, RKM)              | Samples |
| LMV722ID         | ACTIVE | SOIC         | D                  | 8    | 75             | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 105   | MV722I                  | Samples |
| LMV722IDGKR      | ACTIVE | VSSOP        | DGK                | 8    | 2500           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 105   | R6E                     | Samples |
| LMV722IDR        | ACTIVE | SOIC         | D                  | 8    | 2500           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 105   | MV722I                  | Samples |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

## **PACKAGE OPTION ADDENDUM**

www.ti.com 29-Dec-2024

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LMV722:

Automotive : LMV722-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jan-2025

#### TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device      | Package<br>Type | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|-------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| LMV721IDBVR | SOT-23          | DBV                | 5 | 3000 | 178.0                    | 9.0                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| LMV721IDCKR | SC70            | DCK                | 5 | 3000 | 180.0                    | 8.4                      | 2.3        | 2.5        | 1.2        | 4.0        | 8.0       | Q3               |
| LMV721IDCKT | SC70            | DCK                | 5 | 250  | 178.0                    | 9.0                      | 2.4        | 2.5        | 1.2        | 4.0        | 8.0       | Q3               |
| LMV721IDCKT | SC70            | DCK                | 5 | 250  | 180.0                    | 8.4                      | 2.47       | 2.3        | 1.25       | 4.0        | 8.0       | Q3               |
| LMV722IDGKR | VSSOP           | DGK                | 8 | 2500 | 330.0                    | 12.4                     | 5.3        | 3.3        | 1.3        | 8.0        | 12.0      | Q1               |
| LMV722IDR   | SOIC            | D                  | 8 | 2500 | 330.0                    | 12.4                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |



www.ti.com 23-Jan-2025



#### \*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LMV721IDBVR | SOT-23       | DBV             | 5    | 3000 | 180.0       | 180.0      | 18.0        |
| LMV721IDCKR | SC70         | DCK             | 5    | 3000 | 210.0       | 185.0      | 35.0        |
| LMV721IDCKT | SC70         | DCK             | 5    | 250  | 180.0       | 180.0      | 18.0        |
| LMV721IDCKT | SC70         | DCK             | 5    | 250  | 202.0       | 201.0      | 28.0        |
| LMV722IDGKR | VSSOP        | DGK             | 8    | 2500 | 346.0       | 346.0      | 35.0        |
| LMV722IDR   | SOIC         | D               | 8    | 2500 | 353.0       | 353.0      | 32.0        |

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jan-2025

#### **TUBE**



#### \*All dimensions are nominal

| Device   | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|----------|--------------|--------------|------|-----|--------|--------|--------|--------|
| LMV722ID | D            | SOIC         | 8    | 75  | 507    | 8      | 3940   | 4.32   |





#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side





NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated