TEXAS INSTRUMENTS

10UT [

1IN- 🛛 2

1IN+ 🛛 3

V<sub>CC</sub> [] 4

2IN+ 🛛 5

2IN- 🚺 6

20UT [

1

7

D, N, OR PW PACKAGE

(TOP VIEW)

14 40UT

13 4IN-

10 3IN+

GND

1 30UT

12 4IN+

11

9 3IN-

8

#### FEATURES

- Low Supply Current . . . 85 μA Typ
- Low Offset Voltage . . . 2 mV Typ
- Low Input Bias Current . . . 2 nA Typ
- Input Common Mode to GND
- Wide Supply Voltage . . . 3 V < V<sub>CC</sub> < 32 V
- Pin Compatible With LM324
- Applications
  - LCD Displays
  - Portable Instrumentation
  - Sensor/Metering Equipment
  - Consumer Electronics (MP3 Players, Toys, Etc.)
  - Power Supplies

### **DESCRIPTION/ORDERING INFORMATION**


The LP324 and LP2902 are quadruple low-power operational amplifiers especially suited for battery-operated applications. Good input specifications and wide supply-voltage range still are achieved, despite the ultra-low supply current. Single-supply operation is achieved with an input common-mode range that includes GND.

The LP324 and LP2902 are ideal in applications where wide supply voltage and low power are more important than speed and bandwidth. These applications include portable instrumentation, LCD displays, consumer electronics (MP3 players, toys, etc.), and power supplies.

T <sub>A</sub>	P	ACKAGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube of 25	LP324N	LP324N	
	SOIC – D	Tube of 50	LP324D	LP324	
0°C to 70°C	50IC - D	Reel of 2500	LP324DR	- LP324	
	TSSOP – PW	Tube of 90	LP324PW	LP324	
	1330P - PW	Reel of 2000	LP324PWR	LF324	
	PDIP – N	Tube of 25	LP2902N	LP2902N	
	SOIC – D	Tube of 50	LP2902D	1 00000	
–40°C to 85°C	50IC - D	Reel of 2500	LP2902DR	- LP2902	
	TSSOP – PW	Tube of 50	LP2902PW	1 02002	
	13306 - 80	Reel of 2500	LP2902PWR		

#### ORDERING INFORMATION

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



2

SLOS460A-MARCH 2005-REVISED MAY 2005

#### SCHEMATIC (EACH AMPLIFIER)



### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range <sup>(2)</sup>		±16 or 32	V	
V <sub>ID</sub>	Differential input voltage <sup>(3)</sup>			±32	V
VI	Input voltage (either input)	-0.3	32	V	
	Duration of output short circuit (one amplifier) to		Unlimited		
		D package		86	
$\theta_{JA}$	Package thermal impedance <sup>(5)(6)</sup>	N package		80	°C/W
		PW package		113	
TJ	Operating virtual junction temperature		150	°C	
T <sub>stg</sub>	Storage temperature range	-65	150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values (except differential voltages and  $V_{CC}$  specified for the measurement of  $I_{OS}$ ) are with respect to the network GND.

(3) Differential voltages are at IN+, with respect to IN-.

(4) Short circuits from outputs to  $V_{CC}$  can cause excessive heating and eventual destruction.

- (5) Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
- (6) The package thermal impedance is calculated in accordance with JESD 51-7.

#### (b) The package thermal impedance is calculated in accordance with JESD 51

#### **ESD** Protection

TEST CONDITIONS	ТҮР	UNIT
Human-Body Model	±2	kV

#### SLOS460A-MARCH 2005-REVISED MAY 2005

### **Electrical Characteristics**

 $\rm T_{A}$  = 25°C,  $\rm V_{CC}$  = 5 V,  $\rm V_{IC}$  =  $\rm V_{CC}/2, \, R_{L}$  = 100 k $\Omega$  to GND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	T <sub>A</sub> (2)	L	.P324		LI	P2902		UNIT	
		TEST CONDITIONS	'A'-'	MIN	TYP <sup>(3)</sup>	MAX	MIN	TYP <sup>(3)</sup>	MAX	UNIT	
			25°C		2	4		2	4		
V <sub>IO</sub>	Input offset voltage		Full range			9			10	mV	
	lanut bing sumant		25°C		2	10		2	20	1	
I <sub>IB</sub>	Input bias current		Full range			20			40	nA	
			25°C		0.2	2		0.5	4		
I <sub>IO</sub>	Input offset current		Full range			4			8	nA	
•	Large-signal	$R_1 = 10 k\Omega$ to GND,	25°C	50	100		40	70		\//\/	
A <sub>V</sub>	voltage gain	$V_{CC}^{L} = 30 V$	Full range	40			30			V/mV	
	Common-mode	$V_{CC} = 30 V_{,}$	25°C	80	90		80	90			
CMRR	rejection ratio	$V_{IC} = 0 V$ to $V_{CC} - 1.5 V$	Full range	75			75			dB	
	Power-supply	N/ 5.1/2 00.1/	25°C	80	90		80	90			
k <sub>VSR</sub>	rejection ratio	$V_{CC} = 5 V \text{ to } 30 V$	Full range	75			75			V	
I <sub>CC</sub> Supply current	Supply autrent	<u>_</u>	25°C		85	150		85	150		
	R <sub>L</sub> = ∞	Full range			250			275	μA		
	V <sub>OH</sub> Output voltage swing (high)	$I_1 = 0.35$ mA to GND,	25°C	3.4	3.6		3.4	3.6			
VOH		$V_{IC} = 0 V$	Full range	V <sub>CC</sub> – 1.9			V <sub>CC</sub> – 1.9			V	
.,	Output voltage	$I_L = 0.35 \text{ mA from } V_{CC},$	25°C	0.82	0.7		0.82	0.7			
V <sub>OL</sub>	swing (low)	$V_{IC} = 0 V$	Full range	1			1			V	
	Output source		25°C	7	10		7	10			
I <sub>O</sub>	current	$V_{O} = 3 V, V_{ID} = 1 V$	Full range	4			4			mA	
				25°C	4	5		4	5		
		$V_{O} = 1.5 V, V_{ID} = -1 V$	Full range	3			3				
I <sub>O</sub>	Output sink current	$V_{O} = 1.5 \text{ V}, V_{ID} = -1 \text{ V},$	25°C	2	4		2	4		mA	
		$V_{IC} = 0 V$	Full range	1			1				
			25°C		20	35		20	35		
I <sub>OS,GND</sub>	Output short to GND	$V_{ID} = 1 V$	Full range			40			40	mA	
	Output shart to M		25°C		15	30		15	30		
los,vcc	Output short to $V_{CC}$	$V_{ID} = -1 V$	Full range			45			45	mA	
∝V <sub>IO</sub>	Input offset voltage drift		25°C		10			10		μV/°C	
∝I <sub>IO</sub>	Input offset current drift		25°C		10			10		pA/∘C	

For full-range temperature limits: V<sub>CC</sub> = 3 V to 32 V, V<sub>ICR</sub> = 0 V to V<sub>CC</sub> − 1.5 V (unless otherwise noted)
Full range is 0°C to 70°C for LP324 and −40°C to 85°C for LP2902.
All typical values are at T<sub>A</sub> = 25°C.

### **Operating Conditions**

 $V_{CC} = \pm 15 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$ 

	PARAMETER				
GBW	Gain bandwidth product	100	kHz		
SR	Slew rate	50	V/ms		



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP2902D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 85	LP2902	
LP2902DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LP2902	Samples
LP2902N	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	LP2902N	Samples
LP2902PW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 85	LP2902	
LP2902PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LP2902	Samples
LP2902PWRE4	ACTIVE	TSSOP	PW	14	2000	TBD	Call TI	Call TI	-40 to 85		Samples
LP324D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70	LP324	
LP324DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	0 to 70	LP324	Samples
LP324DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LP324	Samples
LP324N	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	LP324N	Samples
LP324PW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	0 to 70	LP324	
LP324PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LP324	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



#### www.ti.com

## PACKAGE OPTION ADDENDUM

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

\*All dimensions are nominal

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2902DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LP2902PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LP324DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LP324DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LP324PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

25-Sep-2024



*All dimensions are n	ominal
-----------------------	--------

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2902DR	SOIC	D	14	2500	353.0	353.0	32.0
LP2902PWR	TSSOP	PW	14	2000	356.0	356.0	35.0
LP324DR	SOIC	D	14	2500	353.0	353.0	32.0
LP324DRG4	SOIC	D	14	2500	340.5	336.1	32.0
LP324PWR	TSSOP	PW	14	2000	356.0	356.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

25-Sep-2024

### TUBE



### - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LP2902N	N	PDIP	14	25	506	13.97	11230	4.32
LP324N	N	PDIP	14	25	506	13.97	11230	4.32

# **D0014A**



# **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



# D0014A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0014A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **PW0014A**



# **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0014A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0014A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated