













LP3875-ADJJAJSA57E – SEPTEMBER 2003 – REVISED AUGUST 2016

LP3875-ADJ 1.5A、高速、超低ドロップアウトLDO

1 特長

- 入力電圧範囲: 2.5V~7V
- 非常に低いドロップアウト電圧
- 低いグランド・ピン電流
- 0.06%の負荷レギュレーション
- シャットダウン・モードで10nAの静止電流
- 定格出力電流1.5A DC
- 出力コンデンサの要件が最小限
- 過熱/過電流保護
- 接合部温度範囲: -40℃~+125℃
- DDPAK/TO-263およびSOT-223パッケージで供給

2 アプリケーション

- マイクロプロセッサの電源
- GTL、GTL+、BTL、SSTLバス・ターミネータ
- DSP用の電源
- SCSIターミネータ
- ポスト・レギュレータ
- 高効率リニア・レギュレータ
- バッテリ充電器
- その他バッテリ駆動のアプリケーション

3 概要


LP3875-ADJ高速、超低ドロップアウトLDOは、2.5V~7Vの入力電源電圧で動作します。この超低ドロップアウトLDOは、負荷のステップ変化に対して非常に迅速に応答するため、低電圧のマイクロプロセッサ・アプリケーションに適しています。LP3875-ADJはCMOSプロセスで開発されているため、出力負荷電流にかかわらず、低い静止電流での動作が可能です。また、このCMOSプロセスにより、LP3875-ADJは非常に低いドロップアウトの状況でも動作できます。

- ドロップアウト電圧: 非常に低いドロップアウト電圧、負荷電流150mAで標準値38mV、負荷電流1.5Aで380mV
- グランド・ピン電流: 負荷電流1.5Aで標準値6mA
- シャットダウンモード: SDピンがLOWのとき、静止電流の標準値10nA
- 可変出力電圧: 出力電圧は、2個の外付け抵抗を使用 してプログラム可能

製品情報(1)

	2000113118	
型番	パッケージ	本体サイズ(公称)
LP3875-ADJ	SOT-223 (5)	6.50mm×3.56mm
LP3075-ADJ	TO-263 (5)	10.16mm×8.42mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。



Copyright © 2016, Texas Instruments Incorporated



· /
.4

1	特長1	7.4 Device Functional Modes
2	アプリケーション1	8 Application and Implementation
3	概要1	8.1 Application Information
4	改訂履歴	8.2 Typical Application
5	Pin Configuration and Functions	9 Power Supply Recommendations 15
6	Specifications4	10 Layout 15
	6.1 Absolute Maximum Ratings 4	10.1 Layout Guidelines15
	6.2 ESD Ratings 4	10.2 Layout Examples15
	6.3 Recommended Operating Conditions 4	11 デバイスおよびドキュメントのサポート
	6.4 Thermal Information	11.1 関連資料17
	6.5 Electrical Characteristics 5	11.2 ドキュメントの更新通知を受け取る方法
	6.6 Typical Characteristics	11.3 コミュニティ・リソース17
7	Detailed Description 8	11.4 商標 17
•	7.1 Overview 8	11.5 静電気放電に関する注意事項
	7.2 Functional Block Diagram 8	11.6 Glossary17
	7.3 Feature Description	12 メカニカル、パッケージ、および注文情報 17

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


Revision D (April 2013) から Revision E に変更


Page

Rev	Junction Temperature
	Deleted all "Heatsinking" subsections as they have out-of-date information; added Power Dissipation and Estimating
•	Added updated Thermal Values table and footnotes
	Changed Changed R _{θJA} values: SOT-223 package from "90°C/W" to "65.2°C/W, DDPAK/TO-263 package from "60°C/W" to "40.3°C/W"
•	Deleted "(survival)" from Abs Max rows
•	図および本文で、VINおよびVOUTピン名をすべてINおよびOUTに 変更1
	非推奨になったTO-220パッケージに関するすべての情報を 削除1
•	タイトルおよびページ1のテキストの「リニア・レギュレータ」を「LDO」に 変更1
	「製品情報」表、「ピン構成および機能」セクション、「 <i>ESD</i> 定格」および「熱に関する情報」表、「機能説明」セクション、「デバイ スの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクショ ン、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクション 追加



5 Pin Configuration and Functions





Pin Functions

PIN					
NAME	NUMBER		I/O	DESCRIPTION	
INAIVIE	DDPAK/TO-263	SOT-223			
ADJ	5	4	0	The ADJ pin is used to set the regulated output voltage by connecting it to the external resistors R1 and R2.	
GND	3	5	_	Ground	
IN	2	2	ı	Input supply	
OUT	4	3	0	Output voltage	
SD	1	1	I	Shutdown	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

	MIN	MAX	UNIT
IN pin to GND pin voltage	-0.3	7.5	٧
Shutdown (SD) pin to GND pin voltage	-0.3	7.5	٧
OUT pin to GND pin voltage ⁽³⁾ , ⁽⁴⁾	-0.3	6	٧
Гоит		Short-circuit protected	
Power dissipation ⁽⁵⁾		Internally limited	
Storage temperature, T _{stg}	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, contact the TI Sales Office/Distributors for availability and specifications.
- (3) If used in a dual-supply system where the regulator load is returned to a negative supply, the output must be diode-clamped to ground.
- (4) The output PMOS structure contains a diode between the IN and OUT pins. This diode is normally reverse biased. This diode will get forward biased if the voltage at the output terminal is forced to be higher than the voltage at the input terminal. This diode can typically withstand 200 mA of DC current and 1 A of peak current.
- (5) At elevated temperatures, device power dissipation must be derated based on package thermal resistance and heat sink values (if a heat sink is used). If power dissipation causes the junction temperature to exceed specified limits, the device goes into thermal shutdown.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

	MIN	MAX	UNIT
V _{IN} supply voltage ⁽¹⁾	2.5	7	V
Shutdown (SD) voltage	-0.3	7	V
Maximum operating current (DC) I _{OUT}		1.5	Α
Junction temperature	-40	125	°C

⁽¹⁾ The minimum operating value for V_{IN} is equal to either [V_{OUT(NOM)} + V_{DROPOUT}] or 2.5 V, whichever is greater.

6.4 Thermal Information

			LP387		
	THERMAL METRIC ⁽¹⁾		NDC (SOT-223)	KTT (TO-263)	UNIT
			5 PINS	5 PINS	
R _{0JA} ⁽²⁾	Junction-to-ambient thermal resistance, High K		65.2	40.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance		47.2	43.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance		9.9	23.1	°C/W
ΨЈТ	Junction-to-top characterization parameter		3.4	11.5	°C/W
ΨЈВ	Junction-to-board characterization parameter		9.7	22	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance		n/a	1	°C/W

- (1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.
- (2) Thermal resistance value R_{0JA} is based on the EIA/JEDEC High-K printed circuit board defined by JESD51-7 *High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*.



6.5 Electrical Characteristics

Unless otherwise specified: $T_J = 25^{\circ}C$, $V_{IN} = V_{O(NOM)} + 1$ V, $I_L = 10$ mA, $C_{OUT} = 10$ μ F, $V_{SD} = 2$ V.

	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
		$V_{OUT} + 1 V \le V_{IN} \le 7 V$ 10 mA $\le I_L \le 1.5 A$	1.198	1.216	1.234	V
V_{ADJ}	ADJ pin voltage	V_{OUT} + 1 V ≤ V_{IN} ≤ 7 V 10 mA ≤ I_L ≤ 1.5 A -40°C to 125°C	1.180	1.216	1.253	V
		$V_{OUT} + 1 V \le V_{IN} \le 7 V$ 10 mA $\le I_L \le 1.5 A$		10		nA
I _{ADJ}	ADJ pin input current	V_{OUT} + 1 V ≤ V_{IN} ≤ 7 V 10 mA ≤ I_L ≤ 1.5 A -40°C to 125°C			100	nA
41/	Output voltage line regulation (3)	$V_{OUT} + 1 V \le V_{IN} \le 7 V$		0.02%		
ΔV_{OL}		$V_{OUT} + 1 \text{ V} \le V_{IN} \le 7 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$		0.06%		
ΔV_{O}	Output voltage load regulation (3)	10 mA ≤ I _L ≤ 1.5 A		0.06%		
ΔI_{OUT}		10 mA ≤ I_L ≤ 1.5 A, -40° C ≤ T_J ≤ 125 $^{\circ}$ C		0.12%		
		I _L = 150 mA		38	50	
V _{IN} –	D(4)	$I_L = 150 \text{ mA}, -40^{\circ}\text{C} \le T_J \le 125^{\circ}\text{C}$			60	mV
V _{OUT}	Dropout voltage (4)	I _L = 1.5 A		380	450	
		$I_L = 1.5 \text{ A}, -40^{\circ}\text{C} \le T_J \le 125^{\circ}\text{C}$			550	
		I _L = 150 mA		5	9	
	Ground pin current in normal	I _L = 150 mA,–40°C ≤ T _J ≤ 125°C			10	^
I _{GND}	operation mode	I _L = 1.5 A		6	14	mA
		$I_L = 1.5 \text{ A}, -40^{\circ}\text{C} \le T_J \le 125^{\circ}\text{C}$			15	
I_{GND}	Ground pin current in shutdown	V _{SD} ≤ 0.3 V		0.01	10	
	mode	-40°C ≤ T _J ≤ 85°C			50	μA
I _{O(PK)}	Peak output current	$V_{OUT} \ge V_{O(NOM)} - 4\%$		1.8		Α
SHORT	CIRCUIT PROTECTION				,	
I _{SC}	Short-circuit current			3.2		Α
		l .				

¹⁾ Limits are specified by testing, design, or statistical correlation.

⁽²⁾ Typical numbers are at 25°C and represent the most likely parametric norm.

⁽³⁾ Output voltage line regulation is defined as the change in output voltage from the nominal value due to change in the input line voltage. Output voltage load regulation is defined as the change in output voltage from the nominal value due to change in load current. The line and load regulation specification contains only the typical number. However, the limits for line and load regulation are included in the output voltage tolerance specification.

⁽⁴⁾ Dropout voltage is defined as the minimum input to output differential voltage at which the output drops 2% below the nominal value. Dropout voltage specification applies only to output voltages of 2.5 V and above. For output voltages below 2.5 V, the dropout voltage is nothing but the input to output differential, because the minimum input voltage is 2.5 V.



Electrical Characteristics (continued)

Unless otherwise specified: T_J = 25°C, V_{IN} = V_{O(NOM)} + 1 V, I_L = 10 mA, C_{OUT} = 10 μ F, V_{SD} = 2 V.

	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾ TYP ⁽²⁾	MAX ⁽¹⁾	UNIT		
SHUTDOWN INPUT							
		Output = high	V _{IN}				
V	Shutdown threshold	Output = high, -40 °C $\leq T_J \leq 125$ °C	2		V		
V_{SDT}	Shuldown infestiold	Output = low	C		V		
		Output = low, -40 °C $\leq T_{J} \leq 125$ °C		0.3			
$T_{d(OFF)}$	Turnoff delay	I _L = 1.5 A	20		μs		
$T_{d(ON)}$	Turnon delay	I _L = 1.5 A	25		μs		
I_{SD}	SD input current	$V_{SD} = V_{IN}$	1		nA		
AC PAR	AMETERS						
Denn	Dianle rejection	$V_{IN} = V_{OUT} + 1 \text{ V}, C_{OUT} = 10 \mu\text{F}$ $V_{OUT} = 3.3 \text{ V}, f = 120 \text{ Hz}$	73		dB		
PSRR	Ripple rejection	$V_{IN} = V_{OUT} + 0.5 \text{ V}, C_{OUT} = 10 \mu\text{F}$ $V_{OUT} = 3.3 \text{ V}, f = 120 \text{ Hz}$	57	,	uБ		
ρ _{n(I/f)}	Output noise density	f = 120 Hz	0.8		μV		
•	Output poice veltage	BW = 10 Hz $-$ 100 kHz, $V_{OUT} = 2.5 \text{ V}$	150		\/		
e _n	Output noise voltage	BW = $300 \text{ Hz} - 300 \text{ kH}, V_{OUT} = 2.5 \text{ V}$	100		μV_{RMS}		



6.6 Typical Characteristics

Unless otherwise specified: T_J = 25°C, C_{OUT} = 10 μF , C_{IN} = 10 μF , \overline{SD} pin is tied to V_{IN} , V_{OUT} = 2.5 V, V_{IN} = $V_{O(NOM)}$ + 1 V, I_L = 10 mA





Figure 1. Dropout Voltage vs Output Load Current



 $I_{L} = 1.5 A$

Figure 2. Ground Current vs Output Voltage




Figure 3. Shutdown I_Q vs Junction Temperature




Figure 4. DC Load Regulation vs Junction Temperature




Figure 5. DC Line Regulation vs Temperature




Figure 6. Noise vs Frequency




7 Detailed Description

7.1 Overview

The LP3875-ADJ linear regulators is designed to provide an ultra-low-dropout voltage with excellent transient response and load/line regulation. For battery-powered always-on type applications, the very low quiescent current of the LP3875-ADJ in shutdown mode helps reduce battery drain.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Shutdown (SD)

The LM3875-ADJ device has a shutdown feature that turns the device off and reduces the quiescent current to 10 nA (typical).

7.3.2 Short-Circuit Protection

The LP3875-ADJ is short-circuit protected and, in the event of a peak overcurrent condition, the short-circuit control loop rapidly drives the output PMOS pass element off. Once the power pass element shuts down, the control loop rapidly cycles the output on and off until the average power dissipation causes the thermal shutdown circuit to respond to servo the on/off cycling to a lower frequency. Refer to *Power Dissipation* for power dissipation calculations.

7.3.3 Dropout Voltage

The dropout voltage of a regulator is defined as the minimum input-to-output differential required to stay within 2% of the nominal output voltage. For CMOS LDOs, the dropout voltage is the product of the load current and the $R_{DS(ON)}$ of the internal MOSFET.

7.4 Device Functional Modes

7.4.1 Shutdown Mode

A CMOS logic low level signal at the shutdown (\overline{SD}) pin turns off the regulator. The \overline{SD} pin must be actively terminated through a 10-k Ω pullup resistor for a proper operation. If this pin is driven from a source that actively pulls high and low (such as a CMOS rail-to-rail comparator), the pullup resistor is not required. This pin must be tied to V_{IN} if not used.

7.4.2 Active Mode

When voltage at $\overline{\text{SD}}$ pin of the LP3875-ADJ device is at logic high level, the device is in normal mode of operation.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


8.1 Application Information

The LP3875-ADJ device is an LDO linear regulator designed to provide high load current of up to 1.5 A, low dropout voltage, and low quiescent current in shutdown mode. Figure 7 shows the typical application circuit for this device.

8.1.1 Reverse Current Path

The internal MOSFET in the LP3875-ADJ an inherent parasitic diode. During normal operation, the input voltage is higher than the output voltage and the parasitic diode is reverse biased. However, if the output is pulled above the input in an application, then current flows from the output to the input as the parasitic diode gets forward biased. The output can be pulled above the input as long as the current in the parasitic diode is limited to 200-mA continuous and 1-A peak.

8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 7. LP3875-ADJ Typical Application Circuit

8.2.1 Design Requirements

For typical linear regulator LDO applications, use the parameters listed in Table 1:

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	2.5 V to 7 V
Output voltage	1.8 V
Output current	1.5 A
Output capacitor	10 μF
Input capacitor	10 μF
Output capacitor ESR range	100 mΩ to 4 Ω

8.2.2 Detailed Design Procedure

8.2.2.1 External Capacitors

Like any low-dropout regulator, external capacitors are required to assure stability. These capacitors must be correctly selected for proper performance.

- Input Capacitor: An input capacitor of at least 10 μF is required. Ceramic, tantalum, or electrolytic capacitors may be used, and capacitance may be increased without limit.
- Output Capacitor: An output capacitor is required for loop stability. It must be located less than 1 cm from the
 device and connected directly to the output and ground pins using traces which have no other currents
 flowing through them (see Layout).

The minimum value of output capacitance that can be used for stable full-load operation is 10 μ F, but it may be increased without limit. The output capacitor must have an equivalent series resistance (ESR) value as shown in Figure 8. TI recommends tantalum capacitors for the output capacitor.




Figure 8. ESR Curve

8.2.2.2 C_{FF} (Feed Forward Capacitor)

The capacitor C_{FF} is required to add phase lead and help improve loop compensation. The correct amount of capacitance depends on the value selected for R1 (see Figure 7). Select a capacitor such that the zero frequency as given by the equation shown below is approximately 45 kHz:

$$Fz = 45,000 = 1/(2 \times \pi \times R1 \times C_{FF})$$
 (1)

Use a good-quality ceramic with X5R or X7R dielectric for the C_{FF} capacitor.

8.2.2.3 Selecting a Capacitor

Capacitance tolerance and variation with temperature must be considered when selecting a capacitor so that the minimum required amount of capacitance is provided over the full operating temperature range. In general, a good tantalum capacitor shows very little capacitance variation with temperature, but a ceramic capacitor may not be as good (depending on dielectric type). Aluminum electrolytics also typically have large temperature variation of capacitance value.

Equally important to consider is how the ESR of a capacitor changes with temperature: this is not an issue with ceramics, as their ESR is extremely low. However, it is very important in tantalum and aluminum electrolytic capacitors. Both show increasing ESR at colder temperatures, but the increase in aluminum electrolytic capacitors is so severe they may not be feasible for some applications (see *Capacitor Characteristics*).

8.2.2.4 Capacitor Characteristics

8.2.2.4.1 Ceramic

For values of capacitance in the $10-\mu F$ to $100-\mu F$ range, ceramics are usually larger and more costly than tantalum capacitors but give superior AC performance for bypassing high frequency noise because of very low ESR (typically less than $10~\text{m}\Omega$). However, some dielectric types do not have good capacitance characteristics as a function of voltage and temperature.



Z5U and Y5V dielectric ceramics have capacitance that drops severely with applied voltage. A typical Z5U or Y5V capacitor can lose 60% of its rated capacitance with half of the rated voltage applied to it. The Z5U and Y5V also exhibit a severe temperature effect, losing more than 50% of nominal capacitance at high and low limits of the temperature range.

If ceramic capacitors are used, TI recommends X7R and X5R dielectric ceramic capacitors as they typically maintain a capacitance range within ±20% of nominal over full operating ratings of temperature and voltage. Of course, they are typically larger and more costly than Z5U/Y5U types for a given voltage and capacitance.

8.2.2.4.2 Tantalum

TI recommends using solid tantalum capacitors on the output because their typical ESR is very close to the ideal value required for loop compensation. They also work well as input capacitors if selected to meet the ESR requirements previously listed.

Tantalums also have good temperature stability: a good-quality tantalum typically shows a capacitance value that varies less than 10-15% across the full temperature range of −40°C to +125°C. ESR varies only about 2× going from the high to low temperature limits.

The increasing ESR at lower temperatures can cause oscillations when marginal quality capacitors are used (if the ESR of the capacitor is near the upper limit of the stability range at room temperature).

8.2.2.4.3 Aluminum

Aluminium capacitors offer the most capacitance for the money. The disadvantages are that they are larger in physical size, not widely available in surface mount, and have poor AC performance (especially at higher frequencies) due to higher ESR and equivalent series inductance (ESL).

Compared by size, the ESR of an aluminum electrolytic is higher than either tantalum or ceramic, and it also varies greatly with temperature. A typical aluminum electrolytic can exhibit an ESR increase of as much as 50x when going from $25^{\circ}C$ down to $-40^{\circ}C$.

Also note that many aluminum electrolytics only specify impedance at a frequency of 120 Hz, which indicates they have poor high-frequency performance. Use only aluminum electrolytics that have an impedance specified at a higher frequency (from 20 kHz to 100 kHz) for the LP3875-ADJ. Derating must be applied to the manufacturer's ESR specification, because it is typically only valid at room temperature.

Any applications using aluminum electrolytics must be thoroughly tested at the lowest ambient operating temperature where ESR is maximum.

8.2.2.5 Setting The Output Voltage

The output voltage is set using the resistors R1 and R2 (see Figure 7). The output is also dependent on the reference voltage (typically 1.216 V) which is measured at the ADJ pin. The output voltage is given by the equation:

$$V_{OUT} = V_{ADJ} \times (1 + R1 / R2) \tag{2}$$

This equation does not include errors due to the bias current flowing in the ADJ pin which is typically about 10 nA. This error term is negligible for most applications. If R1 is > $100k\Omega$, a small error may be introduced by the ADJ bias current.

The tolerance of the external resistors used contributes a significant error to the output voltage accuracy, with 1% resistors typically adding a total error of approximately 1.4% to the output voltage (this error is in addition to the tolerance of the reference voltage at V_{ADJ}).

8.2.2.6 Turnon Characteristics for Output Voltages Programmed to 2 V or Less

As V_{IN} increases during start-up, the regulator output will track the input until V_{IN} reaches the minimum operating voltage (typically about 2.2 V). For output voltages programmed to 2 V or less, the regulator output may momentarily exceed its programmed output voltage during start-up. Outputs programmed to voltages above 2 V are not affected by this behavior.



8.2.2.7 RFI/EMI Susceptibility

Radio frequency interference (RFI) and electromagnetic interference (EMI) can degrade the performance of any device because of the small dimensions of the geometries inside the device. In applications where circuit sources are present which generate signals with significant high frequency energy content (> 1 MHz), care must be taken to ensure that this does not affect the device regulator.

If RFI/EMI noise is present on the input side of the regulator (such as applications where the input source comes from the output of a switching regulator), good ceramic bypass capacitors must be used at the input pin of the device.

If a load is connected to the device output which switches at high speed (such as a clock), the high-frequency current pulses required by the load must be supplied by the capacitors on the device output. Because the bandwidth of the regulator loop is less than 100 kHz, the control circuitry cannot respond to load changes above that frequency. This means the effective output impedance of the device at frequencies above 100 kHz is determined only by the output capacitors.

In applications where the load is switching at high speed, the output of the device may need RF isolation from the load. TI recommends that some inductance be placed between the output capacitor and the load, and good RF bypass capacitors be placed directly across the load.

PCB layout is also critical in high noise environments, because RFI/EMI is easily radiated directly into PC traces. Noisy circuitry should be isolated from *clean* circuits where possible, and grounded through a separate path. At MHz frequencies, ground planes begin to look inductive and RFI/EMI can cause ground bounce across the ground plane.

In multilayer PCB applications, care must be taken in layout so that noisy power and ground planes do not radiate directly into adjacent layers which carry analog power and ground.

8.2.2.8 Output Noise

Noise is specified in two ways:

- Spot Noise (or Output Noise Density): the RMS sum of all noise sources, measured at the regulator output, at a specific frequency (measured with a 1-Hz bandwidth). This type of noise is usually plotted on a curve as a function of frequency.
- Total Output Noise (or Broad-Band Noise): the RMS sum of spot noise over a specified bandwidth, usually several decades of frequencies.

Attention must be paid to the units of measurement. Spot noise is measured in units $\mu V/\sqrt{Hz}$ or nV/\sqrt{Hz} and total output noise is measured in $\mu V_{(RMS)}$.

The primary source of noise in low-dropout regulators is the internal reference. In CMOS regulators, noise has a low frequency component and a high frequency component, which depend strongly on the silicon area and quiescent current. Noise can be reduced in two ways: by increasing the transistor area or by increasing the current drawn by the internal reference. Increasing the area decreases the chance of fitting the die into a smaller package. Increasing the current drawn by the internal reference increases the total supply current (GND pin current). Using an optimized trade-off of the GND pin current and die size, the LP3875-ADJ achieves low noise performance and low guiescent-current operation.

The total output noise specification for LP3875-ADJ is presented in the *Electrical Characteristics*. The output noise density at different frequencies is represented by a curve under *Typical Characteristics*.

8.2.2.9 Power Dissipation

Knowing the device power dissipation and proper sizing of the thermal plane connected to the tab or pad is critical to ensuring reliable operation. Device power dissipation depends on input voltage, output voltage, and load conditions and can be calculated with Equation 3.

$$P_{D(MAX)} = (V_{IN(MAX)} - V_{OUT}) \times I_{OUT}$$
(3)

Power dissipation can be minimized, and greater efficiency can be achieved, by using the lowest available voltage drop option that would still be greater than the dropout voltage (V_{DO}). However, keep in mind that higher voltage drops result in better dynamic (that is, PSRR and transient) performance.



On the TO-263 (KTT) package, the primary conduction path for heat is through the thermal tab into the PCB. In this package, the die is connected directly to the thermal pad and the heat generated in the die (junction) has a direct path through the large thermal tab into the PCB copper area.

In the SOT-223 (NDC) package, the primary conduction path for heat is through the GND Tab (pin 5) into the PCB. While the die (junction) is connected directly to the GND tab metal, this thermal path is longer and has a higher thermal resistance value than the TO-263.

To ensure the best thermal performance, place as large of a copper area directly under the thermal tab as is possible, and connect the thermal tab, through multiple thermal vias, to an internal ground plane with an appropriate amount of copper PCB area.

Power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance $(R_{\theta JA})$ of the combined PCB and device package and the temperature of the ambient air (T_A) , according to Equation 4 or Equation 5:

$$T_{J(MAX)} = T_{A(MAX)} + (R_{\theta JA} \times P_{D(MAX)}) \tag{4}$$

$$P_{D(MAX)} = \left(T_{J(MAX)} - T_{A(MAX)}\right) / R_{\theta,JA} \tag{5}$$

Unfortunately, this $R_{\theta JA}$ is highly dependent on the heat-spreading capability of the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The $R_{\theta JA}$ recorded in *Thermal Information* is determined by the specific EIA/JEDEC JESD51-7 standard for PCB and copper-spreading area, and is to be used only as a relative measure of package thermal performance. For a well-designed thermal layout layout for the TO-263 (KTT) , $R_{\theta JA}$ is actually the sum of the package junction-to-case (bottom) thermal resistance ($R_{\theta JCbot}$) plus the thermal resistance contribution by the PCB copper area acting as a heat sink

8.2.2.10 Estimating Junction Temperature

The EIA/JEDEC standard recommends the use of psi (Ψ) thermal characteristics to estimate the junction temperatures of surface mount devices on a typical PCB board application. These characteristics are not true thermal resistance values, but rather package specific thermal characteristics that offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of copper-spreading area. The key thermal characteristics $(\Psi_{JT}$ and $\Psi_{JB})$ are given in *Thermal Information* and are used in accordance with Equation 6 or Equation 7.

$$T_{J(MAX)} = T_{TOP} + (\Psi_{JT} \times P_{D(MAX)})$$

where

- P_{D(MAX)} is explained in Equation 5
- T_{TOP} is the temperature measured at the center-top of the device package.

 $T_{J(MAX)} = T_{BOARD} + (\Psi_{JB} \times P_{D(MAX)})$

where

- P_{D(MAX)} is explained in Equation 5.
- T_{BOARD} is the PCB surface temperature measured 1-mm from the device package and centered on the
 package edge.


For more information about the thermal characteristics Ψ_{JT} and Ψ_{JB} , see *Semiconductor and IC Package Thermal Metrics*; for more information about measuring T_{TOP} and T_{BOARD} , see *Using New Thermal Metrics*; and for more information about the EIA/JEDEC JESD51 PCB used for validating $R_{\theta JA}$, see the *Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs*. These application notes are available at www.ti.com.

(6)

TEXAS INSTRUMENTS

8.2.3 Application Curves

Unless otherwise specified: T_J = 25°C, C_{OUT} = 10 μF , C_{IN} = 10 μF , \overline{SD} pin is tied to V_{IN} , V_{OUT} = 2.5 V, V_{IN} = $V_{O(NOM)}$ + 1 V, I_L = 10 mA





9 Power Supply Recommendations

The LP3875-ADJ device is designed to operate from an input supply voltage range of 2.5 V to 7 V. The input supply must be well regulated and free of spurious noise. To ensure that the LP3875-ADJ output voltage is well regulated, the input supply must be at least V_{OUT} + 0.5 V, or 2.5 V, whichever is higher. A minimum capacitor value of 10 μ F is required to be within 1 cm of the IN pin.

10 Layout

10.1 Layout Guidelines

Good PC layout practices must be used or instability can be induced because of ground loops and voltage drops. The input and output capacitors must be directly connected to the IN, OUT, and GND pins of the regulator using traces which do not have other currents flowing in them (Kelvin connect).

The best way to do this is to lay out C_{IN} and C_{OUT} near the device with short traces to the IN, OUT, and GND pins. Connect the GND pin to the external circuit ground so that the regulator and its capacitors have a single-point ground.

Note that stability problems have been seen in applications where vias to an internal ground plane were used at the ground points of the device and the input and output capacitors. This was caused by varying ground potentials at these nodes resulting from current flowing through the ground plane. Using a single-point ground technique for the regulator and its capacitors solved the problem.

Because high current flows through the traces going into V_{IN} and coming from V_{OUT} , Kelvin connect the capacitor leads to these pins so there is no voltage drop in series with the input and output capacitors.

10.2 Layout Examples




Figure 14. Layout Example for DDPAK/TO-263 Package

Layout Examples (continued)




Figure 15. Layout Example for SOT-223 Package



11 デバイスおよびドキュメントのサポート

11.1 関連資料

詳細情報については、以下を参照してください。

- 『半導体およびICパッケージの熱指標』
- 『新しい温度指標の使用』
- 『JEDEC PCB設計を使用するリニアおよびロジック・パッケージの熱特性』

11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバイスに対して提供されている最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

www.ti.com 30-Apr-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LP3875EMP-ADJ/NOPB	ACTIVE	SOT-223	NDC	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LHSB	Samples
LP3875EMPX-ADJ/NOPB	ACTIVE	SOT-223	NDC	5	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LHSB	Samples
LP3875ES-ADJ/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	45	RoHS-Exempt & Green	SN	Level-3-245C-168 HR	-40 to 125	LP3875ES ADJ	Samples
LP3875ESX-ADJ/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	500	RoHS-Exempt & Green	SN	Level-3-245C-168 HR	-40 to 125	LP3875ES ADJ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 30-Apr-2024

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Oct-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP3875EMP-ADJ/NOPB	SOT-223	NDC	5	1000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LP3875EMPX-ADJ/NOPB	SOT-223	NDC	5	2000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LP3875ESX-ADJ/NOPB	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2



www.ti.com 26-Oct-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
LP3875EMP-ADJ/NOPB	SOT-223	NDC	5	1000	367.0	367.0	35.0	
LP3875EMPX-ADJ/NOPB	SOT-223	NDC	5	2000	367.0	367.0	35.0	
LP3875ESX-ADJ/NOPB	DDPAK/TO-263	KTT	5	500	356.0	356.0	45.0	

PACKAGE MATERIALS INFORMATION


www.ti.com 26-Oct-2024


TUBE



*All dimensions are nominal

	Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)	
ı	LP3875ES-ADJ/NOPB	KTT	TO-263	5	45	502	25	8204.2	9.19	





重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated