

# LP38853 3A高速応答、高精度、可変LDOリニア・レギュレータ、 イネーブルおよびソフトスタート搭載

## 1 特長

- 広い $V_{BIAS}$ 動作電源電圧範囲: 3V~5.5V
- 可変 $V_{OUT}$ 電圧範囲: 0.8V~1.8V
- 3A負荷電流でドロップアウト電圧240mV (標準値)
- 幅広いラインおよび負荷条件にわたり高精度の $V_{ADJ}$ :
  - $\pm 1.5\% V_{ADJ}$  ( $T_J = 25^\circ\text{C}$ )
  - $\pm 2\% V_{ADJ}$  ( $0^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$ )
  - $\pm 3\% V_{ADJ}$  ( $-40^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$ )
- 過熱および過電流からの保護機能
- 10 $\mu\text{F}$ のセラミック・コンデンサで安定動作
- 動作時の接合部温度範囲:  $-40^\circ\text{C} \sim +125^\circ\text{C}$

## 2 アプリケーション

- 各種ASIC電源:
  - デスクトップPC、ノートPC、グラフィック・カード、サーバー
  - ゲーム用セットトップ・ボックス、プリンター、コピー機
- サーバーのコアおよびI/O電源
- DSPおよびFPGAの電源
- SMPSポスト・レギュレータ

## 3 概要

LP38853は大電流、高速応答のレギュレータで、非常に低い入力から出力への電圧降下で出力電圧のレギュレーションを維持できます。このデバイスはCMOSプロセスで製造され、2つの入力電圧で動作します。 $V_{BIAS}$ はNMOSパワー・トランジスタのゲートを駆動する電圧を供給し、 $V_{IN}$ は負荷へ電力を供給する入力電圧です。デバイスは外部バイアス・レールを使用して、非常に低い $V_{IN}$ 電圧で動作できます。バイポーラ・レギュレータとは異なり、CMOSアーキテクチャは出力負荷電流がどのような状況であっても、非常に低い静止電流しか消費しません。NMOSパワー・トランジスタを使用することで、広い帯域幅を実現しながら、最小限の外付け容量でループの安定性を維持できます。

このデバイスは過渡応答が高速なため、DSPやマイクロコントローラのコア電圧供給、およびスイッチ・モード電源のポスト・レギュレータに適しています。


- ドロップアウト電圧: 3A負荷電流で240mV (標準値)
- 低いグランド・ピン電流: 3A負荷電流で10mA (標準値)
- ソフトスタート: ソフトスタート時間をプログラム可能

### 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
LP38853	DDPAK/TO-263 (7)	10.10mm×8.89mm
	TO-220 (7)	14.986×10.16mm
	SO PowerPAD™(8)	4.89mm×3.90mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

### 概略回路図



## 目次

<b>1</b>	特長 .....	1	7.3	Feature Description .....	11
<b>2</b>	アプリケーション .....	1	7.4	Device Functional Modes .....	14
<b>3</b>	概要 .....	1	<b>8</b>	<b>Application and Implementation</b> .....	<b>15</b>
<b>4</b>	改訂履歴 .....	<b>2</b>	8.1	Application Information .....	15
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	8.2	Typical Application .....	15
<b>6</b>	<b>Specifications</b> .....	<b>4</b>	<b>9</b>	<b>Power Supply Recommendations</b> .....	<b>19</b>
6.1	Absolute Maximum Ratings .....	4	<b>10</b>	<b>Layout</b> .....	<b>19</b>
6.2	ESD Ratings .....	4	10.1	Layout Guidelines .....	19
6.3	Recommended Operating Conditions .....	4	10.2	Layout Examples .....	19
6.4	Thermal Information .....	5	<b>11</b>	デバイスおよびドキュメントのサポート .....	<b>20</b>
6.5	Electrical Characteristics .....	5	11.1	ドキュメントのサポート .....	20
6.6	Timing Requirements .....	6	11.2	コミュニティ・リソース .....	20
6.7	Typical Characteristics .....	7	11.3	商標 .....	20
<b>7</b>	<b>Detailed Description</b> .....	<b>11</b>	11.4	静電気放電に関する注意事項 .....	20
7.1	Overview .....	11	11.5	Glossary .....	20
7.2	Functional Block Diagram .....	11	<b>12</b>	メカニカル、パッケージ、および注文情報 .....	<b>20</b>

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

### Revision E (November 2015) から Revision F に変更 Page

- corrected layout drawings .....

19

### Revision D (April 2015) から Revision E に変更 Page

- データシート全体を通して部品番号をLP38853に変更 .....
- 「製品情報」セクション、「ピン構成および機能」セクション、「ESD定格」表、「熱に関する情報」セクション、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」のセクション 追加 .....
- Deleted Lead temperature from Abs Max table; it is in POA .....
- Added updated thermal information .....
- Deleted out-of-date heatsinking subsections .....

1

1

4

5


17

### Revision C (April 2013) から Revision D に変更 Page

- Changed layout of National Semiconductor Data Sheet to TI format .....

19

## 5 Pin Configuration and Functions



### Pin Functions

NAME	PIN			TYPE	DESCRIPTION
	DDPAK/TO-263	TO-220	SO PowerPAD-8		
ADJ	5	5	1	O	The feedback connection to set the output voltage
BIAS	7	7	3	I	The supply for the internal control and reference circuitry.
EN	2	2	6	I	Device enable, High = On, Low = Off.
DAP	—	—	DAP	—	The SO PowerPAD DAP is a thermal connection only that is physically attached to the backside of the die, and used as a thermal heat-sink connection.
GND	4	4	4	GND	Ground
IN	3	3	7	I	The unregulated voltage input
N/C	—	—	8	—	No internal connection
OUT	6	6	2	O	The regulated output voltage
SS	1	1	5	O	Soft-start capacitor connection. Used to control the rise time of $V_{OUT}$ at turnon.
TAB	TAB	TAB	—	—	The KTW and NDZ TAB is a thermal and electrical connection that is physically attached to the backside of the die, and used as a thermal heat-sink connection.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

	MIN	MAX	UNIT
V <sub>IN</sub> supply voltage (survival)	-0.3	6	V
V <sub>BIAS</sub> supply voltage (survival)	-0.3	6	V
V <sub>SS</sub> soft-start voltage (survival)	-0.3	6	V
V <sub>OUT</sub> voltage (survival)	-0.3	6	V
I <sub>OUT</sub> current (survival)	Internally Limited		
Junction temperature	-40	150	°C
Power dissipation <sup>(3)</sup>	Internally Limited		
Storage temperature, T <sub>stg</sub>	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, contact the TI Sales Office/ Distributors for availability and specifications.
- (3) Device power dissipation must be de-rated based on device power dissipation (P<sub>D</sub>), ambient temperature (T<sub>A</sub>), and package junction-to-ambient thermal resistance (R<sub>θJA</sub>). Additional heat sinking may be required to ensure that the device junction temperature (T<sub>J</sub>) does not exceed the maximum operating rating. See the *Application and Implementation* section for details.

### 6.2 ESD Ratings

	VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT	
V <sub>IN</sub> supply voltage (survival)		(V <sub>OUT</sub> + V <sub>DO</sub> ) to V <sub>BIAS</sub>	V	
V <sub>BIAS</sub> supply voltage (survival) <sup>(2)</sup>	0.8 V ≤ V <sub>OUT</sub> ≤ 1.2 V	3	5.5	V
	1.2 V < V <sub>OUT</sub> ≤ 1.8 V	4.5	5.5	V
V <sub>EN</sub> voltage	0	V <sub>BIAS</sub>	V	
I <sub>OUT</sub>	0	3	mA	
Junction temperature <sup>(3)</sup>	-40	125	°C	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) V<sub>IN</sub> cannot exceed either V<sub>BIAS</sub> or 4.5 V, whichever value is lower.
- (3) Device power dissipation must be de-rated based on device power dissipation (P<sub>D</sub>), ambient temperature (T<sub>A</sub>), and package junction to ambient thermal resistance (R<sub>θJA</sub>). Additional heat-sinking may be required to ensure that the device junction temperature (T<sub>J</sub>) does not exceed the maximum operating rating. See the *Application and Implementation* section for details.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	LP38853			UNIT
	KTW (DDPAK/TO-263)	NDZ (TO-220)	DDA (SO PowerPAD)	
	7 PINS	7 PINS	8 PINS	
R <sub>θJA</sub> Junction-to-ambient thermal resistance	34.3	34.0	48.4	°C/W
R <sub>θJC(top)</sub> Junction-to-case (top) thermal resistance	37.6	36.4	54.6	°C/W
R <sub>θJB</sub> Junction-to-board thermal resistance	25.3	25.0	29.1	°C/W
ψ <sub>JT</sub> Junction-to-top characterization parameter	6.6	6.3	9.6	°C/W
ψ <sub>JB</sub> Junction-to-board characterization parameter	24.0	23.6	29.0	°C/W
R <sub>θJC(bot)</sub> Junction-to-case (bottom) thermal resistance	n/a	n/a	4.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics

Unless otherwise specified: V<sub>OUT</sub> = 0.8 V, V<sub>IN</sub> = V<sub>OUT(NOM)</sub> + 1 V, V<sub>BIAS</sub> = 3 V, V<sub>EN</sub> = V<sub>BIAS</sub>, I<sub>OUT</sub> = 10 mA, C<sub>IN</sub> = C<sub>OUT</sub> = 10 μF, C<sub>BIAS</sub> = 1 μF, C<sub>SS</sub> = open; typical (TYP) limits are for T<sub>J</sub> = 25°C only, and minimum (MIN) and maximum (MAX) limits apply over the junction temperature (T<sub>J</sub>) range of –40°C to +125°C. Minimum and Maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at T<sub>J</sub> = 25°C, and are provided for reference purposes only.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>ADJ</sub> V <sub>ADJ</sub> accuracy	V <sub>OUT(NOM)</sub> + 1 V ≤ V <sub>IN</sub> ≤ V <sub>BIAS</sub> ≤ 4.5 V <sup>(1)</sup> 3 V ≤ V <sub>BIAS</sub> ≤ 5.5 V, 10 mA ≤ I <sub>OUT</sub> ≤ 3 A T <sub>J</sub> = 25°C	492.5	500	507.5	mV
	V <sub>OUT(NOM)</sub> + 1 V ≤ V <sub>IN</sub> ≤ V <sub>BIAS</sub> ≤ 4.5 V <sup>(1)</sup> 3 V ≤ V <sub>BIAS</sub> ≤ 5.5 V, 10 mA ≤ I <sub>OUT</sub> ≤ 3 A	485		515	
	V <sub>OUT(NOM)</sub> + 1 V ≤ V <sub>IN</sub> ≤ V <sub>BIAS</sub> ≤ 4.5 V <sup>(1)</sup> 3 V ≤ V <sub>BIAS</sub> ≤ 5.5 V, 10 mA ≤ I <sub>OUT</sub> ≤ 3 A, 0°C ≤ T <sub>J</sub> ≤ 125°C	490	500	510	
V <sub>OUT</sub> V <sub>OUT</sub> range	3 V ≤ V <sub>BIAS</sub> ≤ 5.5 V	0.8		1.2	V
	4.5 V ≤ V <sub>BIAS</sub> ≤ 5.5 V	0.8		1.8	
ΔV <sub>OUT</sub> /ΔV <sub>IN</sub> Line regulation, V <sub>IN</sub> <sup>(2)</sup>	V <sub>OUT(NOM)</sub> + 1 V ≤ V <sub>IN</sub> ≤ V <sub>BIAS</sub>		0.04		%/V
ΔV <sub>OUT</sub> /ΔV <sub>BIAS</sub> Line regulation, V <sub>BIAS</sub> <sup>(2)</sup>	3 V ≤ V <sub>BIAS</sub> ≤ 5.5 V		0.1		%/V
ΔV <sub>OUT</sub> /ΔI <sub>OUT</sub> Output voltage load regulation <sup>(3)</sup>	10 mA ≤ I <sub>OUT</sub> ≤ 3 A		0.2		%/A
V <sub>DO</sub> Dropout voltage <sup>(4)</sup>	I <sub>OUT</sub> = 3 A, T <sub>J</sub> = 25°C		240	300	mV
	I <sub>OUT</sub> = 3 A			450	
I <sub>GND(IN)</sub> Quiescent current drawn from V <sub>IN</sub> supply	V <sub>OUT</sub> = 0.8 V, V <sub>BIAS</sub> = 3 V 10 mA ≤ I <sub>OUT</sub> ≤ 3 A T <sub>J</sub> = 25°C		7	8.5	mA
	V <sub>OUT</sub> = 0.8 V, V <sub>BIAS</sub> = 3 V 10 mA ≤ I <sub>OUT</sub> ≤ 3 A			9	
	V <sub>EN</sub> ≤ 0.5 V, T <sub>J</sub> = 25°C		1	100	μA
	V <sub>EN</sub> ≤ 0.5 V			300	
I <sub>GND(BIAS)</sub> Quiescent current drawn from V <sub>BIAS</sub> supply	10 mA ≤ I <sub>OUT</sub> ≤ 3 A, T <sub>J</sub> = 25°C		3	3.8	mA
	10 mA ≤ I <sub>OUT</sub> ≤ 3 A			4.5	
	V <sub>EN</sub> ≤ 0.5 V, T <sub>J</sub> = 25°C		100	170	μA
	V <sub>EN</sub> ≤ 0.5 V			200	

(1) V<sub>IN</sub> cannot exceed either V<sub>BIAS</sub> or 4.5 V, whichever value is lower.

(2) Output voltage line regulation is defined as the change in output voltage from nominal value resulting from a change in input voltage.

(3) Output voltage load regulation is defined as the change in output voltage from nominal value as the load current increases from no load to full load.

(4) Dropout voltage is defined as the input to output voltage differential (V<sub>IN</sub> – V<sub>OUT</sub>) where the input voltage is low enough to cause the output voltage to drop 2% from the nominal value.

## Electrical Characteristics (continued)

Unless otherwise specified:  $V_{OUT} = 0.8\text{ V}$ ,  $V_{IN} = V_{OUT(NOM)} + 1\text{ V}$ ,  $V_{BIAS} = 3\text{ V}$ ,  $V_{EN} = V_{BIAS}$ ,  $I_{OUT} = 10\text{ mA}$ ,  $C_{IN} = C_{OUT} = 10\text{ }\mu\text{F}$ ,  $C_{BIAS} = 1\text{ }\mu\text{F}$ ,  $C_{SS} = \text{open}$ ; typical (TYP) limits are for  $T_J = 25^\circ\text{C}$  only, and minimum (MIN) and maximum (MAX) limits apply over the junction temperature ( $T_J$ ) range of  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ . Minimum and Maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^\circ\text{C}$ , and are provided for reference purposes only.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
UVLO	Undervoltage lockout threshold	$V_{BIAS}$ rising until device is functional, $T_J = 25^\circ\text{C}$	2.2	2.45	2.7	V
		$V_{BIAS}$ rising until device is functional	2		2.9	
UVLO <sub>(HYS)</sub>	Undervoltage lockout hysteresis	$V_{BIAS}$ falling from UVLO threshold until device is non-functional $T_J = 25^\circ\text{C}$	60	150	300	mV
		$V_{BIAS}$ falling from UVLO threshold until device is non-functional	50		350	
$I_{SC}$	Output short-circuit current	$V_{IN} = V_{OUT(NOM)} + 1\text{ V}$ , $V_{BIAS} = 3\text{ V}$ , $V_{OUT} = 0\text{ V}$		5.8		A
<b>SOFT-START</b>						
$r_{SS}$	Soft-start internal resistance		11	13.5	16	k $\Omega$
$t_{SS}$	Soft-start time $t_{SS} = C_{SS} \times r_{SS} \times 5$	$C_{SS} = 10\text{ nF}$		675		$\mu\text{s}$
<b>ENABLE</b>						
$I_{EN}$	ENABLE pin current	$V_{EN} = V_{BIAS}$		0.01		$\mu\text{A}$
		$V_{EN} = 0\text{ V}$ , $V_{BIAS} = 5.5\text{ V}$ , $T_J = 25^\circ\text{C}$	-19	-30	-40	
		$V_{EN} = 0\text{ V}$ , $V_{BIAS} = 5.5\text{ V}$	-13		-51	
$V_{EN(ON)}$	Enable voltage threshold	$V_{EN}$ rising until output = ON, $T_J = 25^\circ\text{C}$	1	1.25	1.5	V
		$V_{EN}$ rising until output = ON	0.9		1.55	
$V_{EN(HYS)}$	Enable voltage hysteresis	$V_{EN}$ falling from $V_{EN(ON)}$ until Output = OFF $T_J = 25^\circ\text{C}$	50	100	150	mV
		$V_{EN}$ falling from $V_{EN(ON)}$ until Output = OFF	30		200	
<b>AC PARAMETERS</b>						
PSRR ( $V_{IN}$ )	Ripple rejection for $V_{IN}$ input voltage	$V_{IN} = V_{OUT(NOM)} + 1\text{ V}$ , $f = 120\text{ Hz}$		80		dB
		$V_{IN} = V_{OUT(NOM)} + 1\text{ V}$ , $f = 1\text{ kHz}$		70		
PSRR ( $V_{BIAS}$ )	Ripple rejection for $V_{BIAS}$ voltage	$V_{BIAS} = V_{OUT(NOM)} + 3\text{ V}$ , $f = 120\text{ Hz}$		58		
		$V_{BIAS} = V_{OUT(NOM)} + 3\text{ V}$ , $f = 1\text{ kHz}$		58		
$e_n$	Output noise density	$f = 120\text{ Hz}$		1		$\mu\text{V}/\sqrt{\text{Hz}}$
	Output noise voltage	$\text{BW} = 10\text{ Hz} - 100\text{ kHz}$		150		$\mu\text{V}_{RMS}$
		$\text{BW} = 300\text{ Hz} - 300\text{ kHz}$		90		
<b>THERMAL PARAMETERS</b>						
$T_{SD}$	Thermal shutdown junction temperature			160		$^\circ\text{C}$
$T_{SD(HYS)}$	Thermal shutdown hysteresis			10		

## 6.6 Timing Requirements

		MIN	NOM	MAX	UNIT
$t_{OFF}$	Turnoff delay time, $R_{LOAD} \times C_{OUT} \ll t_{OFF}$		20		$\mu\text{s}$
$t_{ON}$	Turnon delay time, $R_{LOAD} \times C_{OUT} \ll t_{ON}$		15		$\mu\text{s}$

### 6.7 Typical Characteristics

Refer to the [概略回路図](#). Unless otherwise specified:  $T_J = 25^\circ\text{C}$ ,  $R_1 = 1.4\text{ k}\Omega$ ,  $R_2 = 1\text{ k}\Omega$ ,  $C_{FF} = 0.01\text{ }\mu\text{F}$ ,  $V_{IN} = V_{OUT(NOM)} + 1\text{ V}$ ,  $V_{BIAS} = 3\text{ V}$ ,  $I_{OUT} = 10\text{ mA}$ ,  $C_{IN} = 10\text{-}\mu\text{F ceramic}$ ,  $C_{OUT} = 10\text{-}\mu\text{F ceramic}$ ,  $C_{BIAS} = 1\text{-}\mu\text{F ceramic}$ ,  $C_{SS} = \text{open}$ .




Figure 1. BIAS Ground Pin Current ( $I_{GND(BIAS)}$ ) vs  $V_{BIAS}$




Figure 2. BIAS Ground Pin Current ( $I_{GND(BIAS)}$ ) vs Temperature




Figure 3. IN Ground Pin Current vs Temperature




Figure 4. Load Regulation vs Temperature




Figure 5. Dropout Voltage ( $V_{DO}$ ) vs Temperature




Figure 6. Output Current Limit ( $I_{SC}$ ) vs Temperature

Typical Characteristics (continued)

Refer to the 概略回路図. Unless otherwise specified:  $T_J = 25^\circ\text{C}$ ,  $R_1 = 1.4\text{ k}\Omega$ ,  $R_2 = 1\text{ k}\Omega$ ,  $C_{FF} = 0.01\text{ }\mu\text{F}$ ,  $V_{IN} = V_{OUT(NOM)} + 1\text{ V}$ ,  $V_{BIAS} = 3\text{ V}$ ,  $I_{OUT} = 10\text{ mA}$ ,  $C_{IN} = 10\text{-}\mu\text{F ceramic}$ ,  $C_{OUT} = 10\text{-}\mu\text{F ceramic}$ ,  $C_{BIAS} = 1\text{-}\mu\text{F ceramic}$ ,  $C_{SS} = \text{open}$ .




Figure 7.  $V_{OUT}$  vs Temperature




Figure 8.  $V_{OUT}$  vs  $V_{IN}$




Figure 9. UVLO Thresholds vs Temperature





Figure 10. Soft-Start  $R_{SS}$  Variation vs Temperature



10 nF to 47 nF

Figure 11.  $V_{OUT}$  vs  $C_{SS}$




Figure 12. Enable Thresholds ( $V_{EN}$ ) vs Temperature



Typical Characteristics (continued)

Refer to the 概略回路図. Unless otherwise specified:  $T_J = 25^\circ\text{C}$ ,  $R_1 = 1.4\text{ k}\Omega$ ,  $R_2 = 1\text{ k}\Omega$ ,  $C_{FF} = 0.01\text{ }\mu\text{F}$ ,  $V_{IN} = V_{OUT(NOM)} + 1\text{ V}$ ,  $V_{BIAS} = 3\text{ V}$ ,  $I_{OUT} = 10\text{ mA}$ ,  $C_{IN} = 10\text{-}\mu\text{F ceramic}$ ,  $C_{OUT} = 10\text{-}\mu\text{F ceramic}$ ,  $C_{BIAS} = 1\text{-}\mu\text{F ceramic}$ ,  $C_{SS} = \text{open}$ .




Figure 13. Enable Pulldown Current ( $I_{EN}$ ) vs Temperature




Figure 14. Enable Pullup Resistor ( $R_{EN}$ ) vs Temperature




Figure 15.  $V_{IN}$  Line Transient Response




Figure 16.  $V_{IN}$  Line Transient Response




Figure 17.  $V_{BIAS}$  Line Transient Response




Figure 18.  $V_{BIAS}$  Line Transient Response

Typical Characteristics (continued)

Refer to the [概略回路図](#). Unless otherwise specified:  $T_J = 25^\circ\text{C}$ ,  $R_1 = 1.4\text{ k}\Omega$ ,  $R_2 = 1\text{ k}\Omega$ ,  $C_{FF} = 0.01\text{ }\mu\text{F}$ ,  $V_{IN} = V_{OUT(NOM)} + 1\text{ V}$ ,  $V_{BIAS} = 3\text{ V}$ ,  $I_{OUT} = 10\text{ mA}$ ,  $C_{IN} = 10\text{-}\mu\text{F ceramic}$ ,  $C_{OUT} = 10\text{-}\mu\text{F ceramic}$ ,  $C_{BIAS} = 1\text{-}\mu\text{F ceramic}$ ,  $C_{SS} = \text{open}$ .




Figure 19.  $V_{BIAS}$  PSRR




Figure 20.  $V_{IN}$  PSRR





Figure 21. Output Noise

## 7 Detailed Description

### 7.1 Overview

The LP38853 is a high-current, low-dropout, fast-response linear regulator capable of sourcing a 3-A load with only 240-mV dropout. This device operates from two input voltages:  $V_{BIAS}$  provides voltage to internal circuit, while  $V_{IN}$  is the input voltage supplying power to load. The use of an external bias rail allows the part to operate from ultra low  $V_{IN}$  voltages. The fast transient response of this device makes it suitable for powering DSP, microcontroller cores, and post regulators.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Undervoltage Lockout (UVLO)

The bias voltage is monitored by a circuit which prevents the device from functioning when the bias voltage is below the UVLO threshold of approximately 2.45 V.

As the bias voltage rises above the UVLO threshold the device control circuitry becomes active. There is approximately 150 mV of hysteresis built into the UVLO threshold to provide noise immunity.

When the bias voltage is between the UVLO threshold and the minimum operating rating value of 3 V the device is functional, but the operating parameters are not be within the specified limits.

#### 7.3.2 Supply Sequencing

There is no requirement for the order that  $V_{IN}$  or  $V_{BIAS}$  are applied or removed.

One practical limitation is that the soft-start circuit starts charging  $C_{SS}$  when both  $V_{BIAS}$  rises above the UVLO threshold and the EN pin is above the  $V_{EN(ON)}$  threshold. If the application of  $V_{IN}$  is delayed beyond this point the benefits of soft start are compromised.

In any case, the output voltage cannot be ensured until both  $V_{IN}$  and  $V_{BIAS}$  are within the range of specified operating values.

If used in a dual-supply system where the regulator output load is returned to a negative supply, the output pin must be diode clamped to ground. A Schottky diode is recommended for this diode clamp.

## Feature Description (continued)

### 7.3.3 Reverse Voltage

A reverse voltage condition exists when the voltage at the output pin is higher than the voltage at the IN pin. Typically this happens when  $V_{IN}$  is abruptly taken low and  $C_{OUT}$  continues to hold a sufficient charge such that the input to output voltage becomes reversed.

The NMOS pass element, by design, contains no body diode. This means that, as long as the gate of the pass element is not driven, there is no reverse current flow through the pass element during a reverse voltage event. The gate of the pass element is not driven when  $V_{BIAS}$  is below the UVLO threshold, or when the EN pin is held low.

When  $V_{BIAS}$  is above the UVLO threshold, and the EN pin is above the  $V_{EN(ON)}$  threshold, the control circuitry is active and attempts to regulate the output voltage. Because the input voltage is less than the output voltage the control circuit drives the gate of the pass element to the full  $V_{BIAS}$  potential when the output voltage begins to fall. In this condition, reverse current flows from the OUT pin to the IN pin, limited only by the  $R_{DS(ON)}$  of the pass element and the output-to-input voltage differential. Discharging an output capacitor up to 1000  $\mu\text{F}$  in this manner does not damage the device as the current rapidly decays. However, continuous reverse current must be avoided.

### 7.3.4 Soft-Start

The LP38853 incorporates a soft-start function that reduces the start-up current surge into the output capacitor ( $C_{OUT}$ ) by allowing  $V_{OUT}$  to rise slowly to the final value. This is accomplished by controlling  $V_{REF}$  at the SS pin. The soft-start timing capacitor ( $C_{SS}$ ) is internally held to ground until both  $V_{BIAS}$  rises above the UVLO threshold and the EN pin is higher than the  $V_{EN(ON)}$  threshold.

$V_{REF}$  rises at an RC rate defined by the internal resistance of the SS pin ( $r_{SS}$ ) and the external capacitor connected to the SS pin. This allows the output voltage to rise in a controlled manner until steady-state regulation is achieved. Typically, five time constants are recommended to assure that the output voltage is sufficiently close to the final steady-state value. During the soft-start time the output current can rise to the built-in current limit.

$$\text{Soft-Start Time} = C_{SS} \times r_{SS} \times 5 \quad (1)$$

Because the  $V_{OUT}$  rise is exponential, not linear, the in-rush current peaks during the first time constant ( $\tau$ ), and  $V_{OUT}$  requires four additional time constants ( $4\tau$ ) to reach the final value ( $5\tau$ ).


After achieving normal operation, if either  $V_{BIAS}$  fall below the ULVO threshold, or the EN pin fall below the  $V_{EN(OFF)}$  threshold, the device output is disabled, and the soft-start capacitor ( $C_{SS}$ ) discharge circuit becomes active. The  $C_{SS}$  discharge circuit remains active until  $V_{BIAS}$  falls to 500 mV (typical). When  $V_{BIAS}$  falls below 500 mV (typical), the  $C_{SS}$  discharge circuit ceases to function due to a lack of sufficient biasing to the control circuitry.

Because  $V_{REF}$  appears on the SS pin, any leakage through  $C_{SS}$  causes  $V_{REF}$  to fall, thus affecting  $V_{OUT}$ . A leakage of 50 nA (about 10 M $\Omega$ ) through  $C_{SS}$  causes  $V_{OUT}$  to be approximately 0.1% lower than nominal, while a leakage of 500 nA (about 1 M $\Omega$ ) causes  $V_{OUT}$  to be approximately 1% lower than nominal. Typical ceramic capacitors have a factor of 10 $\times$  difference in leakage between 25°C and 85°C, so the maximum ambient temperature must be included in the capacitor selection process.

Typical  $C_{SS}$  values are in the range of 1 nF to 100 nF, providing typical soft-start times in the range of 70  $\mu\text{s}$  to 7 ms ( $5\tau$ ). Values less than 1 nF may be used, but the soft-start effect will be minimal. Values larger than 100 nF provide soft start but may not be fully discharged if  $V_{BIAS}$  falls from the UVLVO threshold to less than 500 mV in less than 100  $\mu\text{s}$ .

Figure 22 shows the relationship between the  $C_{OUT}$  value and a typical  $C_{SS}$  value.

**Feature Description (continued)**



**Figure 22. Typical C<sub>SS</sub> vs C<sub>OUT</sub> Values**

The C<sub>SS</sub> capacitor must be connected to a clean ground path back to the device ground pin. No components, other than C<sub>SS</sub>, must be connected to the SS pin, as there could be adverse effects to V<sub>OUT</sub>.

If the soft-start function is not needed the SS pin must be left open, although some minimal capacitance value is always recommended.

**7.3.5 Setting The Output Voltage**

The output voltage is set using the external resistive divider R1 and R2 (see [Figure 23](#)). The output voltage is given by [Equation 2](#):

$$V_{OUT} = V_{ADJ} \times \left( 1 + \left( \frac{R1}{R2} \right) \right) \tag{2}$$

The resistors used for R1 and R2 must be high quality, tight tolerance, and with matching temperature coefficients. It is important to remember that, although the value of V<sub>ADJ</sub> is specified, the use of low-quality resistors for R1 and R2 can easily produce a V<sub>OUT</sub> value that is unacceptable.

It is recommended that the values selected for R1 and R2 are such that the parallel value is less than 10 kΩ. This is to prevent internal parasitic capacitances on the ADJ pin from interfering with the F<sub>Z</sub> pole set by R1 and C<sub>FF</sub>.

$$\left( \frac{R1 \times R2}{R1 + R2} \right) \leq 10 \text{ k}\Omega \tag{3}$$

[Table 1](#) lists some suggested, best fit, standard ±1% resistor values for R1 and R2, and a standard ±10% capacitor values for C<sub>FF</sub>, for a range of V<sub>OUT</sub> values. Other values of R1, R2, and C<sub>FF</sub> are available that give similar results.

**Table 1. Suggested Resistor Values**

$V_{OUT}$	R1	R2	$C_{FF}$	$F_Z$
0.8 V	1.07 k $\Omega$	1.78 k $\Omega$	12 nF	12.4 kHz
0.9 V	1.50 k $\Omega$	1.87 k $\Omega$	8.2 nF	12.9 kHz
1 V	1.00 k $\Omega$	1.00 k $\Omega$	12 nF	13.3 kHz
1.1 V	1.65 k $\Omega$	1.37 k $\Omega$	8.2 nF	11.8 kHz
1.2 V	1.40 k $\Omega$	1.00 k $\Omega$	10 nF	11.4 kHz
1.3 V	1.15 k $\Omega$	715 $\Omega$	12 nF	11.5 kHz
1.4 V	1.07 k $\Omega$	590 $\Omega$	12 nF	12.4 kHz
1.5 V	2.00 k $\Omega$	1.00 k $\Omega$	6.8 nF	11.7 kHz
1.6 V	1.65 k $\Omega$	750 $\Omega$	8.2 nF	11.8 kHz
1.7 V	2.55 k $\Omega$	1.07 k $\Omega$	5.6 nF	11.1 kHz
1.8 V	2.94 k $\Omega$	1.13 k $\Omega$	4.7 nF	11.5 kHz

Refer to the TI Application Note AN-1378 *Method for Calculating Output Voltage Tolerances in Adjustable Regulators* ([SNVA112](#)) for additional information on how resistor tolerances affect the calculated  $V_{OUT}$  value.

### 7.3.6 Enable (EN) Operation

The EN pin provides a mechanism to enable, or disable, the regulator output stage. The EN pin has an internal pullup, through a typical 180-k $\Omega$  resistor, to  $V_{BIAS}$ . The EN pin can be left open or connected  $V_{BIAS}$  if the enable function is not needed.

## 7.4 Device Functional Modes

### 7.4.1 Input Voltage

The input voltage ( $V_{IN}$ ) is the high-current external voltage rail that is regulated down to a lower voltage, which is applied to the load. The input voltage must be at least  $V_{OUT} + V_{DO}$ , and no higher than whatever value is used for  $V_{BIAS}$ .

For applications where  $V_{BIAS}$  is higher than 4.5 V,  $V_{IN}$  must be no greater than 4.5 V, otherwise output voltage accuracy may be affected.

### 7.4.2 Bias Voltage

The bias voltage ( $V_{BIAS}$ ) is a low-current external voltage rail required to bias the control circuitry and provide gate drive for the N-FET pass transistor. When  $V_{OUT}$  is set to 1.2 V, or less,  $V_{BIAS}$  may be anywhere in the operating range of 3 V to 5.5 V. If  $V_{OUT}$  is set higher than 1.2 V,  $V_{BIAS}$  must be between 4.5 V and 5.5 V to ensure proper operation of the device.

### 7.4.3 Enable Operation

If the EN pin is actively driven, pulling the EN pin above the  $V_{EN}$  threshold of 1.25 V (typical) turns on the regulator output; pulling the EN pin below the  $V_{EN}$  threshold turns off the regulator output. There is approximately 100 mV of hysteresis built into the enable threshold provide noise immunity.

If the enable function is not needed the EN pin must be left open, or connected directly to  $V_{BIAS}$ . If the EN pin is left open, stray capacitance on this pin must be minimized; otherwise, the output turnon is delayed while the stray capacitance is charged through the internal resistance ( $r_{EN}$ ).

## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The typical applications of the LP38853 include DSP supplies, microcontroller supplies, and post regulators. [Figure 23](#) shows the typical application circuit for LP38853.

### 8.2 Typical Application




Figure 23. LP38853 Typical Application

#### 8.2.1 Design Requirements

For typical linear regulator applications, use the parameters listed in [Table 2](#).

Table 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	1.8 V
Output voltage	0.8 V
Output current	3 A

#### 8.2.2 Detailed Design Procedure

##### 8.2.2.1 External Capacitors

To assure regulator stability, input and output capacitors are required as shown in the [Figure 23](#).

##### 8.2.2.1.1 Input Capacitor

The input capacitor must be at least 10 µF, but can be increased without limit. Its purpose is to provide a low source impedance for the regulator input. A ceramic capacitor, X5R or X7R, is recommended.

Tantalum capacitors may also be used at the input pin. There is no specific equivalent series resistance (ESR) limitation on the input capacitor (the lower, the better).

Aluminum electrolytic capacitors can be used, but are not recommended as their ESR increases very quickly at cold temperatures. They are not recommended for any application where the ambient temperature falls below 0°C.

### 8.2.2.1.2 Output Capacitor

A minimum output capacitance of 10- $\mu$ F ceramic is required for stability. The amount of output capacitance can be increased without limit. The output capacitor must be located less than 1 cm from the OUT pin of the device and returned to the device ground pin with a clean analog ground.

Only high-quality ceramic types such as X5R or X7R must be used, as the Z5U and Y5F types do not provide sufficient capacitance over temperature.

Tantalum capacitors also provide stable operation across the entire operating temperature range. However, the effects of ESR may provide variations in the output voltage during fast load transients. Using the minimum recommended 10- $\mu$ F ceramic capacitor at the output allows unlimited capacitance, tantalum or aluminum, to be added in parallel.

### 8.2.2.1.3 Bias Capacitor

The capacitor on the bias pin must be at least 1  $\mu$ F and can be any good-quality capacitor (ceramic is recommended).

### 8.2.2.1.4 Set The Output Voltage

According to [Table 1](#), R1 is set to 1.07 k $\Omega$ , R2 is set to 1.78 k $\Omega$ .

### 8.2.2.1.5 Feed Forward Capacitor, C<sub>FF</sub>

When using a ceramic capacitor for C<sub>OUT</sub>, the typical ESR value may be too small to provide any meaningful positive phase compensation, F<sub>Z</sub>, to offset the internal negative phase shifts in the gain loop (see [Figure 23](#) and [Equation 4](#)).

$$F_Z = (1 / (2 \times \pi \times C_{OUT} \times ESR)) \quad (4)$$

A capacitor placed across the gain resistor R1 provides additional phase margin to improve load transient response of the device. This capacitor, C<sub>FF</sub>, in parallel with R1, forms a zero in the loop response given by [Equation 5](#):

$$F_Z = (1 / (2 \times \pi \times C_{FF} \times R1)) \quad (5)$$

For optimum load transient response select C<sub>FF</sub> so the zero frequency, F<sub>Z</sub>, falls between 10 kHz and 15 kHz as shown in [Equation 6](#):

$$(C_{FF} = (1 / (2 \times \pi \times R1 \times F_Z)) \quad (6)$$

The phase lead provided by C<sub>FF</sub> diminishes as the DC gain approaches unity, or V<sub>OUT</sub> approaches V<sub>ADJ</sub>. This is because C<sub>FF</sub> also forms a pole with a frequency shown in [Equation 7](#):

$$F_P = (1 / (2 \times \pi \times C_{FF} \times (R1 \parallel R2))) \quad (7)$$

---

#### NOTE

It is important to note that at higher output voltages, where R1 is much larger than R2, the pole and zero are far apart in frequency. At lower output voltages the frequency of the pole and the zero move closer together. The phase lead provided from C<sub>FF</sub> diminishes quickly as the output voltage is reduced, and has no effect when V<sub>OUT</sub> = V<sub>ADJ</sub>. For this reason, relying on this compensation technique alone is adequate only for higher output voltages. For the LP38853, the practical minimum V<sub>OUT</sub> is 0.8 V when a ceramic capacitor is used for C<sub>OUT</sub>.

---






Figure 24.  $F_{ZERO}$  and  $F_{POLE}$  vs Gain

### 8.2.2.2 Power Dissipation and Heat Sinking

Additional copper area for heat sinking may be required, depending on the maximum device dissipation ( $P_D$ ) and the maximum anticipated ambient temperature ( $T_A$ ) for the device. Under all possible conditions, the junction temperature must be within the range specified under operating conditions.

The total power dissipation of the device is the sum of three different points of dissipation in the device.

The first part is the power that is dissipated in the NMOS pass element and can be determined with Equation 8:

$$P_{D(PASS)} = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (8)$$

The second part is the power that is dissipated in the bias and control circuitry and can be determined with Equation 9:

$$P_{D(BIAS)} = V_{BIAS} \times I_{GND(BIAS)}$$

where

- $I_{GND(BIAS)}$  is the portion of the operating ground current of the device that is related to  $V_{BIAS}$ . (9)

The third part is the power that is dissipated in portions of the output stage circuitry and can be determined with Equation 10:

$$P_{D(IN)} = V_{IN} \times I_{GND(IN)}$$

where

- $I_{GND(IN)}$  is the portion of the operating ground current of the device that is related to  $V_{IN}$ . (10)

The total power dissipation is shown by Equation 11:

$$P_D = P_{D(PASS)} + P_{D(BIAS)} + P_{D(IN)} \quad (11)$$

The maximum allowable junction temperature rise ( $\Delta T_J$ ) depends on the maximum anticipated ambient temperature ( $T_{A(MAX)}$ ) for the application, and the maximum allowable operating junction temperature ( $T_{J(MAX)}$ )(see Equation 12):

$$\Delta T_J = T_{J(MAX)} - T_{A(MAX)} \quad (12)$$

The maximum allowable value for junction-to-ambient thermal resistance,  $R_{\theta JA}$ , can be calculated using Equation 13:

$$R_{\theta JA} \leq \frac{\Delta T_J}{P_D} \quad (13)$$

### 8.2.3 Application Curves




Figure 25. Load Transient Response




Figure 26. Load Transient Response




Figure 27. Load Transient Response




Figure 28. Load Transient Response




Figure 29. Load Transient Response




Figure 30. Load Transient Response

## 9 Power Supply Recommendations

The LP38853 device is designed to operate from an input voltage supply range from 3 V and 5.5 V. The input voltage range provides adequate headroom in order for the device to have a regulated output. This input supply must be well regulated. An input capacitor of at least 10  $\mu\text{F}$  is required.

## 10 Layout

### 10.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitor, and to the LDO ground pin as close as possible to each other, connected by a wide, component side, copper surface. The use of vias and long traces to create LDO circuit connections is strongly discouraged and negatively affects system performance. This grounding and layout scheme minimizes inductive parasitic, and thereby reduces load current transients, minimizes noise, and increases circuit stability.

A ground reference plane is also recommended and is either embedded in the PCB itself or located on the bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage, shield noise, and behaves similarly to a thermal plane to spread heat from the LDO device when connected to the PowerPAD. In most applications, this ground plane is necessary to meet thermal requirements.

### 10.2 Layout Examples




Figure 31. LP38853 DDPAK/TO-263 and TO-220 Layout Example




Figure 32. LP38853 SO PowerPAD Layout Example

## 11 デバイスおよびドキュメントのサポート

### 11.1 ドキュメントのサポート

#### 11.1.1 関連資料

詳細情報については、以下を参照してください。

[『AN-1378 可変レギュレータの出力電圧許容範囲を計算する方法』](#)

### 11.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™オンライン・コミュニティ** *TIのE2E (Engineer-to-Engineer) コミュニティ*。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

**設計サポート** *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 11.3 商標

PowerPAD, E2E are trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.4 静電気放電に関する注意事項



これらのデバイスは、限定的なESD (静電破壊) 保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

### 11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP38853MR-ADJ/NOPB	ACTIVE	SO PowerPAD	DDA	8	95	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L38853 MRADJ	<a href="#">Samples</a>
LP38853MRX-ADJ/NOPB	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L38853 MRADJ	<a href="#">Samples</a>
LP38853S-ADJ/NOPB	ACTIVE	DDPAK/ TO-263	KTW	7	45	RoHS-Exempt & Green	SN	Level-3-245C-168 HR	-40 to 125	LP38853S ADJ	<a href="#">Samples</a>
LP38853SX-ADJ/NOPB	ACTIVE	DDPAK/ TO-263	KTW	7	500	RoHS-Exempt & Green	SN	Level-3-245C-168 HR	-40 to 125	LP38853S ADJ	<a href="#">Samples</a>
LP38853T-ADJ/NOPB	ACTIVE	TO-220	NDZ	7	45	RoHS & Green	SN	Level-1-NA-UNLIM	-40 to 125	LP38853T ADJ	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP38853MRX-ADJ/NOPB	SO PowerPAD	DDA	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LP38853SX-ADJ/NOPB	DDPAK/ TO-263	KTW	7	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP38853MRX-ADJ/NOPB	SO PowerPAD	DDA	8	2500	356.0	356.0	36.0
LP38853SX-ADJ/NOPB	DDPAK/TO-263	KTW	7	500	356.0	356.0	45.0




**TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LP38853MR-ADJ/NOPB	DDA	HSOIC	8	95	495	8	4064	3.05
LP38853S-ADJ/NOPB	KTW	TO-263	7	45	502	25	8204.2	9.19
LP38853T-ADJ/NOPB	NDZ	TO-220	7	45	502	30	30048.2	10.74


NDZ0007B



KTW0007B




# DDA0008A



# PACKAGE OUTLINE

## PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



4218825/A 05/2016

PowerPAD is a trademark of Texas Instruments.

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MS-012.

# EXAMPLE BOARD LAYOUT


DDA0008A

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE  
SCALE:10X



SOLDER MASK DETAILS

4218825/A 05/2016

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

DDA0008A

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
EXPOSED PAD  
100% PRINTED SOLDER COVERAGE BY AREA  
SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.62 X 2.62
0.125	2.34 X 2.34 (SHOWN)
0.150	2.14 X 2.14
0.175	1.98 X 1.98

4218825/A 05/2016

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.


# DDA0008D



# PACKAGE OUTLINE

## PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



4218820/A 12/2022

PowerPAD is a trademark of Texas Instruments.

### NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MS-012, variation BA.






# EXAMPLE STENCIL DESIGN

DDA0008D

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
EXPOSED PAD  
100% PRINTED SOLDER COVERAGE BY AREA  
SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.557 X 2.557
0.125	2.287 X 2.287 (SHOWN)
0.150	2.088 X 2.088
0.175	1.933 X 1.933

4218820/A 12/2022

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated