LP5811 同期整流昇圧 4 チャネル RGBW LED ドライバ、自律制御付き

1 特長

- 動作電圧範囲:
  - 入力電圧 (V_{IN}) 範囲:0.5V～5.5V
  - スタートアップ時の最低入力電圧:1.8V
  - 1.8V、3.3V、5V と互換性のあるロジック・ピン
- 高効率同期整流昇圧コンバータ
  - 出力電圧 (V_{OUT}) 範囲:3 V～5.5V
  - 140mΩ (HS) / 60mΩ (LS) MOSFET
  - 1.6A のバレー・スイッチング電流制限
  - V_{IN} = 4.2V、V_{OUT} = 5.0V、I_{OUT} = 300mA で 95% の効率
  - VIN > VOUT 設定時のパススルー・モード
  - シャットダウン時の入力と出力の真の接続解除
- 4 個の高精度定電流シンク:
  - 電流シンクごとに 0.1mA～51mA
  - デバイス間誤差:最大 ±5%
  - チャネル間誤差:最大 ±5%
  - 極めて低いヘッドルーム電圧:110mV (標準値) 25.5mA 時、210mV (標準値) 51mA 時
  - PWM 位相シフトを LED ごとに構成可能
- 極めて低い消費電力:
  - シャットダウン:I_{SD} = 0.1µA (標準値) (EN = Low 時)
  - スタンバイ:I_{STB} = 26µA (標準値) (EN = High および CHIP_EN = 0 (データ保持) 時)
  - アクティブ:I_{NOR} = 0.45mA (標準値) (LED 電流 = 25.5mA)
- アナログ調光 (電流ゲイン制御)
  - グローバル 1 ビット最大電流 (MC):25.5mA または 51mA
  - 個別 8 ビット・ドット電流 (DC) 設定
- 可聴ノイズのない最大 24kHz の PWM 調光
  - 個別の 8 ビット PWM 調光分解能
  - 線形または指数調光曲線
- 自律型アニメーション・エンジン制御
- 個別の LED ドット開放 / 短絡検出
- ゴースト除去機能を内蔵
- 1MHz (最大値) I^2C インターフェイス
- –40°C～85°Cの動作温度範囲

2 アプリケーション

LED アニメーションおよび表示:

- ポータブルおよびウェアラブル電子機器 - イヤホンおよび充電ケース、電子タバコ、スマート・ウォッチ
- ゲームおよびホーム・エンターテインメント - スマート・スピーカ、RGB マウス、VR ヘッドセットおよびコントローラ
- モノのインターネット (IOT) - 電子タグ、ビデオ・ドアベル
- ネットワーク - ルータ、アクセス・ポイント
- 産業用 HMI - EV チャージャ、ファクトリ・オートメーション

3 概要

LP5811 は 同期整流昇圧 4 チャネル RGBW LED ドライバで、自律的なアニメーション・エンジン制御が搭載されています。このデバイスは、0.5V～5.5V の入力電圧範囲を持つバッテリ駆動アプリケーションのサポートに理想的であり、LED 点灯時の通常動作電流が 0.4mA (標準値) と非常に低くなっています。

内蔵の同期整流昇圧コンバータは優れた効率を維持し、広い動作電圧範囲にわたって安定した LED 輝度を維持します。出力電圧は、3V～5.5V のさまざまな LED 順方向電圧に対して 0.1V 刻みで選択できます。昇圧コンバータは、デバイス自体で駆動される LED だけでなく、システム内の他の負荷にも電力を供給できます。昇圧コンバータをバイパスする必要がある場合、LED ドライバ・ブロックの電源入力として VOUT を使用します。

アナログ調光法と PWM 調光法の両方を採用して、強力な調光性能を実現しています。各 LED の出力電流は、0.1mA～25.5mA または 0.2mA～51mA の範囲で 256 刻みで調整できます。8 ビット PWM ジェネレータにより、LED 輝度をスムーズに、可聴ノイズのない調光制御が可能になります。

自律型のアニメーション・エンジンを使用すると、コントローラのリアルタイム負荷を大幅に低減できます。各 LED は、関連するレジスタを使用して構成することができ、鮮明で豪華な照明効果を実現できます。このデバイスは 6MHz のクロック信号を生成でき、それを使用して複数のデバイス間で照明効果を同期できます。

パッケージ情報

部品番号	パッケージ (1)	本体サイズ (公称)
LP5811	DSBGA (12)	1.84mm × 1.43mm
	WSON (12)	3mm × 3mm

(1) 製品プレビュー



概略回路図

Table of Contents

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
October 2023	*	Initial Release

5 Device Comparison

PART NUMBER	Max LED Number	Power Stage	PACKAGE	MATERIAL	I²C Chip Address		SOFTWARE COMPATIBLE
					Bit 4	Bit 3	
LP5813	12	Boost	DSBGA-12	LP5813AYBHR	0	0	Yes
				LP5813BYBHR	0	1	
				LP5813CYBHR	1	0	
				LP5813DYBHR	1	1	
			WSON-12	LP5813ADRRR	0	0	
				LP5813BDRRR	0	1	
				LP5813CDRRR	1	0	
				LP5813DDRRR	1	1	
LP5812	12	Linear	DSBGA-9	LP5812AYBHR	0	0	
				LP5812BYBHR	0	1	
				LP5812CYBHR	1	0	
				LP5812DYBHR	1	1	
			WSON-8	LP5812ADSDR	0	0	
				LP5812BDSDR	0	1	
				LP5812CDSDR	1	0	
				LP5812DDSDR	1	1	
LP5811	4	Boost	DSBGA-12	LP5811AYBHR	0	0	
				LP5811BYBHR	0	1	
				LP5811CYBHR	1	0	
				LP5811DYBHR	1	1	
			WSON-12	LP5811ADRRR	0	0	
				LP5811BDRRR	0	1	
				LP5811CDRRR	1	0	
				LP5811DDRRR	1	1	
LP5810	4	Linear	DSBGA-9	LP5810AYBHR	0	0	
				LP5810BYBHR	0	1	
				LP5810CYBHR	1	0	
				LP5810DYBHR	1	1	
			WSON-8	LP5810ADSDR	0	0	
				LP5810BDSDR	0	1	
				LP5810CDSDR	1	0	
				LP5810DDSDR	1	1	

6 Pin Configuration and Functions



図 6-1. LP5811 YBH Package 12-Pin DSBGA Top View



図 6-2. LP5811 DRR Package 12-Pin WSON Top View

表 6-1. Pin Functions

PIN			TYPE(1)	DESCRIPTION
NAME	YBH	DRR		
EN	A1	11	I	Enable signal for the integrated boost converter.
VIN	A2	12	P	Power supply of the boost converter.
SW	A3	1	P	Switch pin of the integrated boost converter, which connects to the drain of low-side power FET and source of high-side rectifier FET. Connecting the inductor to this pin.
OUT0	B1	10	O	Current sink 0. If not used, this pin must be floating.
GND	B2	3	G	Ground. This pin must connect to the ground plane.
VOUT	B3	2	P	Boost converter output and power supply of the LED driver blocks. Connect to external power supply directly if need to bypass the boost converter.
OUT1	C1	9	O	Current sink 1. If not used, this pin must be floating.
SYNC	C2	4	I/O	Clock synchronous among multiple devices. If not used, this pin can connect to ground to save power.
SCL	C3	5	I	I^2C serial interface clock input.
OUT2	D1	8	O	Current sink 2. If not used, this pin must be floating.
OUT3	D2	7	O	Current sink 3. If not used, this pin must be floating.
SDA	D3	6	I/O	I^2C serial interface data input/output.

(1) G: Ground Pin; P: Power Pin; I: Input Pin; I/O: Input/Output Pin; O: Output Pin.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage range at terminals	VIN, SW, VOUT, VCC	–0.3	6	V
	SW spike at 10 ns	–0.7	8	V
	SW spike at 1 ns	–0.7	9	V
	OUT0, OUT1, OUT2, OUT3	–0.3	6	V
	EN, SCL, SDA, SYNC	–0.3	6	V
T_J	Junction temperature	–40	150	°C
T_{stg}	Storage temperature	–65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1)	±4000	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins(2)	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{IN}	Input voltage range	0.5		5.5	V
V_{OUT}	Output voltage setting range	3		5.5	V
L	Effective inductance range	0.37	1	2.9	µH
C_{IN}	Effective input capacitance range	1	4.7		µF
C_{OUT}	Effective output capacitance range	4	10	1000	µF
T_A	Ambient temperature	–40		85	°C
T_J	Operating junction temperature	–40		125	°C

7.4 Thermal Information

THERMAL METRIC(1)		LP5813		UNIT
		YBH (DSBGA)	DRR (WSON)	
		12 PINS	12 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	92.1	TBD	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.4	TBD	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	25.9	TBD	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.2	TBD	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	25.8	TBD	°C/W

THERMAL METRIC(1)		LP5813		UNIT
		YBH (DSBGA)	DRR (WSON)	
		12 PINS	12 PINS	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	TBD	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

Unless specified otherwise, typical characteristics apply over the full ambient temperature range (–40°C < TA < +85°C), V_{IN} = 3.6 V, V_{CC} = 5 V, C_{IN} = 1 µF, C_{OUT} = 1 µF.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Supply						
V_{IN}	Input voltage range		0.5		5.5	V
V_{IN_UVLO}	Under-voltage lockout threshold	V_{IN} rising		1.7	1.8	V
		V_{IN} falling		0.4	0.5	V
I_{SD}	Shutdown current into VIN and SW pin (LP5811/3)	IC disabled (EN = Low), V_{IN} = 3.6 V, T_A = 25°C		0.1	0.35	µA
I_{STB}	Standby current into VCC pin (LP5810/2)	CHIP_EN = 0 (bit), V_{CC} = 3.6 V		25	28	µA
	Standby current into VIN and SW pin (LP5811/3)	CHIP_EN = 0 (bit), Boost enabled (EN = High), V_{IN} = 3.6 V, VOUT set to 3 V, Pass-through mode		26	29	µA
	Standby current into VOUT pin (LP5811/3)	CHIP_EN = 0 (bit), Boost disabled (EN = Low), VIN no supply, VOUT force to 5 V		25	28	µA
I_{NOR}	Normal operation current into VIN and SW pin (LP5811/3)	CHIP_EN = 1 (bit), Boost enabled (EN = High), V_{IN} = 3.6 V, VOUT set to 3 V, Pass-through mode, I_{OUT0} = I_{OUT1} = I_{OUT2} = I_{OUT3} = 25.5 mA (MC = 0, DC = 255, PWM = 255)		0.45	0.65	mA
	Normal operation current into VOUT pin (LP5811/3)	CHIP_EN = 1 (bit), Boost disabled (EN = LOW), VOUT force to 3.6 V, I_{OUT0} = I_{OUT1} = I_{OUT2} = I_{OUT3} = 25.5 mA (MC = 0, DC = 255, PWM = 255)		0.4	0.6	mA
	Normal operation current into VCC pin (LP5810/2)	CHIP_EN = 1 (bit), VCC = 5V, I_{OUT0} = I_{OUT1} = I_{OUT2} = I_{OUT3} = 25.5 mA (MC = 0, DC = 255, PWM = 255)		0.4	0.6	mA
Boost Output						
V_{OUT}	Output voltage setting range		3		5.5	V
V_{OVP}	Output over-voltage protection threshold	V_{OUT} rising	5.5	5.7	5.9	V
V_{OVP_HYS}	Over-voltage protection hysteresis			0.2		V
t_{SS}	Soft startup time	From active EN to VOUT regulation. V_{IN} = 1.8 V, C_{OUT} = 22 µF, I_{VOUT} = 0 mA		450		µs
Boost Power Switch						
$R_{DS(on)}$	High-side MOSFET on resistance	V_{VOUT} = 5 V		140		mΩ
	Low-side MOSFET on resistance	V_{VOUT} = 5 V		60		mΩ
f_{SW}	Switching frequency	V_{IN} = 3.6 V, V_{OUT} set to 5.0 V, PWM mode		1		MHz
		V_{IN} = 1.0 V, V_{OUT} set to 5.0 V, PFM mode		0.5		MHz
I_{LIM_SW}	Valley current limit	V_{IN} = 3.6 V, V_{OUT} set to 5.0 V		1.6		A
I_{PRECHG}	Pre-charge current	V_{IN} = 3.6 V		350		mA
LED Driver Output						

Unless specified otherwise, typical characteristics apply over the full ambient temperature range (–40°C < TA < +85°C), V_{IN} = 3.6 V, V_{CC} = 5 V, C_{IN} = 1 µF, C_{OUT} = 1 µF.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{DS(on)\_SW}$	Scan line switch MOSFET on resistance	V_{VOUT} = 3 V		1	1.4	Ω
$R_{DS(on)\_SW}$	Scan line switch MOSFET on resistance	V_{VOUT} = 5 V		0.7	1.1	Ω
I_{CS}	Constant current sink output range	V_{IN} = 3.6 V, V_{OUT} set to 5 V, MC = 0, manual_pwm_x = FFh (100% ON)	0.1		25.5	mA
		V_{IN} = 3.6 V, V_{OUT} set to 5 V, MC = 1, manual_pwm_x = FFh (100% ON)	0.2		51	mA
I_{CS_LKG}	Constant current sink leakage current	V_{IN} = 3.6 V, OUTx = 1 V, manual_pwm_x = 0 (0%)		0.1	1	µA
I_{ERR_D2D}	Device to device current error, $I_{ERR\_D2D} = (I_{AVE}-I_{SET})/I_{SET}\times100\%$	All LEDs turn ON. Current set to 0.1 mA (max_current = 0, manual_dc_x = 01h, manual_pwm_x = FFh)	–5		5	%
		All LEDs turn ON. Current set to 0.2 mA (max_current = 1, manual_dc_x = 01h, manual_pwm_x = FFh)	–3		3	%
I_{ERR_D2D}	Device to device current error, $I_{ERR\_D2D} = (I_{AVE}-I_{SET})/I_{SET}\times100\%$	All LEDs turn ON. Current set to 1 mA (max_current = 0, manual_dc_x = 0Ah, manual_pwm_x = FFh)	–5		5	%
		All LEDs turn ON. Current set to 1 mA (max_current = 1, manual_dc_x = 05h, manual_pwm_x = FFh)	–3		3	%
		All LEDs turn ON. Current set to 25.5 mA (max_current = 0, manual_dc_x = FFh, manual_pwm_x = FFh)	–5		5	%
		All LEDs turn ON. Current set to 51 mA (max_current = 1, manual_dc_x = FFh, manual_pwm_x = FFh)	–3		3	%
I_{ERR_C2C}	Channel to Channel current error $I_{ERR\_C2C} = (I_{OUTX}-I_{AVE})/I_{AVE}\times100\%$	All LEDs turn ON. Current set to 0.1 mA (max_current = 0, manual_dc_x = 01h, manual_pwm_x = FFh)	–5		5	%
		All LEDs turn ON. Current set to 0.2 mA (max_current = 1, manual_dc_x = 01h, manual_pwm_x = FFh)	–3		3	%
I_{ERR_C2C}	Channel to Channel current error $I_{ERR\_C2C} = (I_{OUTX}-I_{AVE})/I_{AVE}\times100\%$	All LEDs turn ON. Current set to 1 mA (max_current = 0, manual_dc_x = 0Ah, manual_pwm_x = FFh)	–5		5	%
		All LEDs turn ON. Current set to 1 mA (max_current = 1, manual_dc_x = 05h, manual_pwm_x = FFh)	–3		3	%
		All LEDs turn ON. Current set to 25.5 mA (max_current = 0, manual_dc_x = FFh, manual_pwm_x = FFh)	–5		5	%
		All LEDs turn ON. Current set to 51 mA (max_current = 1, manual_dc_x = FFh, manual_pwm_x = FFh)	–3		3	%
V_{HR}	LED driver output hearroom voltage	All LEDs turn ON. Current set to 25.5 mA (max_current = 0, manual_dc_x = FFh)		0.11	0.15	V
		All LEDs turn ON. Current set to 51 mA (max_current = 1, manual_dc_x = FFh)		0.21	0.28	V
f_{LED_PWM}	LED PWM frequency	pwm_fre = 0		24		kHz
		pwm_fre = 1		12		kHz
f_{OSC}	Internal oscillator frequency	vsync_out_en = 1		6		MHz
Logic Interface						

Unless specified otherwise, typical characteristics apply over the full ambient temperature range (–40°C < TA < +85°C), V_{IN} = 3.6 V, V_{CC} = 5 V, C_{IN} = 1 µF, C_{OUT} = 1 µF.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{EN_H}	EN logic high	V_{IN} > 1.8 V	1.2			V
V_{EN_L}	EN logic low	V_{IN} > 1.8 V			0.35	V
V_{IH_LOGIC}	High level input voltage of SDA, SCL, SYNC		1.4			V
V_{IL_LOGIC}	Low level input voltage of SDA, SCL, SYNC				0.4	V
V_{OH_LOGIC}	High level output voltage of SYNC		V_{VOUT} - 0.2			V
V_{OL_LOGIC}	Low level output voltage of SDA, SYNC				0.4	V
Protection						
T_{SD}	Thermal shutdown threshold for LED driver part	T_J rising		150		°C
T_{SD}	Thermal shutdown threshold for Boost converter part	T_J rising		155		°C
T_{SD_HYS}	Thermal shutdown hysteresis	T_J falling below T_{SD}		15		°C
V_{LOD_TH}	LED open detection threshold	Current set to 25.5 mA (max_current = 0, manual_dc_x = FFh)	70	90	110	mV
V_{LOD_TH}	LED open detection threshold	Current set to 51 mA (max_current = 1, manual_dc_x = FFh)	150	180	220	mV
V_{LSD_TH}	LED short detection threshold	lsd_th = 00h	0.32 × VOUT	0.35 × VOUT	0.38 × VOUT	V
		lsd_th = 01h	0.42 × VOUT	0.45 × VOUT	0.48 × VOUT	V
		lsd_th = 10h	0.52 × VOUT	0.55 × VOUT	0.58 × VOUT	V
		lsd_th = 11h	0.62 × VOUT	0.65 × VOUT	0.68 × VOUT	V

7.6 Timing Requirements

Unless specified otherwise, typical characteristics apply over the full ambient temperature range (–40°C < TA < +85°C), V_{IN} = 3.6 V, V_{CC} = 5 V, C_{IN} = 1 µF, C_{OUT} = 1 µF.

I^2C Timing Requirements		MIN	NOM	MAX	UNIT
Standard-mode					
f_{SCL}	SCL clock frequency	0		100	kHz
t_{HD_STA}	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4			µs
t_{LOW}	LOW period of the SCL clock	4.7			µs
t_{HIGH}	HIGH period of the SCL clock	4			µs
t_{SU_STA}	Set-up time for a repeated START condition	4.7			µs
t_{HD_DAT}	Data hold time	0			µs
t_{SU_DAT}	Data set-up time	250			ns
t_r	Rise time of both SDA and SCL signals			1000	ns
t_f	Fall time of both SDA and SCL signals			300	ns
t_{SU_STO}	Set-up time for STOP condition	4			µs
t_{BUF}	Bus free time between a STOP and START condition	4.7			µs
C_b	Capacitive load for each bus line			400	pF
Fast-mode					
f_{SCL}	SCL clock frequency	0		400	kHz

Unless specified otherwise, typical characteristics apply over the full ambient temperature range (–40°C < TA < +85°C), V_{IN} = 3.6 V, V_{CC} = 5 V, C_{IN} = 1 µF, C_{OUT} = 1 µF.

I²C Timing Requirements		MIN	NOM	MAX	UNIT
t_{HD_STA}	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	0.6			µs
t_{LOW}	LOW period of the SCL clock	1.3			µs
t_{HIGH}	HIGH period of the SCL clock	0.6			µs
t_{SU_STA}	Set-up time for a repeated START condition	0.6			µs
t_{HD_DAT}	Data hold time	0			µs
t_{SU_DAT}	Data set-up time	100			ns
t_r	Rise time of both SDA and SCL signals			300	ns
t_f	Fall time of both SDA and SCL signals			300	ns
t_{SU_STO}	Set-up time for STOP condition	0.6			µs
t_{BUF}	Bus free time between a STOP and START condition	1.3			µs
C_b	Capacitive load for each bus line			400	pF
Fast-mode Plus					
f_{SCL}	SCL clock frequency	0		1000	kHz
t_{HD_STA}	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	0.26			µs
t_{LOW}	LOW period of the SCL clock	0.5			µs
t_{HIGH}	HIGH period of the SCL clock	0.26			µs
t_{SU_STA}	Set-up time for a repeated START condition	0.26			µs
t_{HD_DAT}	Data hold time	0			µs
t_{SU_DAT}	Data set-up time	50			ns
t_r	Rise time of both SDA and SCL signals			120	ns
t_f	Fall time of both SDA and SCL signals			120	ns
t_{SU_STO}	Set-up time for STOP condition	0.26			µs
t_{BUF}	Bus free time between a STOP and START condition	0.5			µs
C_b	Capacitive load for each bus line			550	pF
Misc. Timing Requirements					
f_{CLK_EX}	VSYNC input clock frequency		6		MHz

8 Typical Characteristics

Unless specified otherwise, typical characteristics apply over the full ambient temperature range (–40°C < T_A < +85°C), V_{IN} = 3.6 V, C_{IN} = 1 µF, C_{OUT} = 1 µF



図 8-1. VIN UVLO Rising and Falling Thresholds



図 8-2. VOUT OVP Thresholds



図 8-3. Current Sinks Voltage vs Current(MC=0)



図 8-4. Current Sinks Voltage vs Current(MC=1)



図 8-5. V_{SAT} vs Temperature



図 8-6. Channel-to-Channel Current Accuracy vs Temperature(MC=0)

8 Typical Characteristics (continued)

Unless specified otherwise, typical characteristics apply over the full ambient temperature range (–40°C < T_A < +85°C), V_{IN} = 3.6 V, C_{IN} = 1 µF, C_{OUT} = 1 µF



図 8-7. Channel-to-Channel Current Accuracy vs Temperature(MC=1)



図 8-8. Boost High-side MOSFET R_{DSON}



図 8-9. Boost Low-side MOSFET R_{DSON}



図 8-10. Scan Line Switch MOSFET R_{DSON}

9 Detailed Description

9.1 Overview

The LP5811 is a synchronous boost 4-channel RGBW LED driver with autonomous animation engine control. The device can support 1.8 V minimum start-up voltage and 0.5 V to 5.5 V input voltage range during operation. The integrated synchronous boost converter can output 3 V to 5.5 V, to provide enough forward voltage of LEDs.

The LP5811 has ultra-low operation current at active mode, consuming about 0.4 mA when LED maximum current setting is 25.5 mA. If all LEDs are turned off, the device will enter standby state to reduce power consumption with data retained. When 'chip_enable' bit setting is 0, initial state is entered with minimum power consumption to save power.

The LP5811 supports both analog dimming and PWM dimming. In analog dimming, the output current of each LED can be adjusted with 256 steps. In PWM dimming, the integrated 8-bit configurable PWM generator enables smooth brightness dimming control. Optional exponential PWM dimming can be activated for individual LED to achieve a human-eye-friendly visual performance.

The LP5811 integrates autonomous animation engine, with no need for brightness control commands from controller. Each LED has an individual animation engine which can be configured through the related registers. The device can generate a 6 MHz clock signal, which synchronizes the lighting effects among multiple devices.

The LP5811 has 4 different material versions with different I^{2}C chip address. Up to 4 LP581x devices can be connected to the same I^{2}C bus and controlled individually. The LP5811 materials and corresponding chip addresses are shown in セクション 5.

9.2 Functional Block Diagram



図 9-1. Functional Block Diagram

9.3 Feature Description

9.3.1 Synchronous Boost Converter

The integrated synchronous boost converter is designed to operate with 0.5 V to 5.5 V input voltage supply with 1.6 A (typ.) valley switch current limit. The LP5811 operates at quasi-constant frequency pulse width modulation (PWM) mode, when driving moderate and heavy load. The switching frequency is 1 MHz when the input voltage is above 1.5 V. The frequency is reduced to 0.5 MHz gradually when the input voltage decreases from 1.5 V to 1 V, and keeps at 0.5 MHz when the input voltage is below 1 V. At light load conditions, the boost converter operates at pulse frequency modulation (PFM) mode. During PWM operation, the converter works at adaptive constant on-time valley current mode to achieve excellent line regulation and load regulation, by which a smaller inductor and ceramic capacitors can be supported. Internal loop compensation simplifies the design complexity, and also minimizes the external components.

When powering up, the default output voltage is 3 V. The output voltage can be configured at 'Dev_config_0' register from 3 V to 5.5 V, with 0.1 V step. The integrated boost works as a general boost converter, which can power not only the LEDs driven by the device itself, but also other loads in the system.

9.3.1.1 Undervoltage Lockout

The LP5811 has a built-in undervoltage lockout (UVLO) circuit to make sure the device working properly. When the input voltage is above the UVLO rising threshold 1.8 V, the boost of LP5811 can be enabled. After the LP5811 completes soft-start process and the output voltage rises above 2.2 V, the LP5811 can work with the input voltage down to 0.5 V. When the input voltage is below UVLO falling threshold 0.4 V, the device shuts down.

9.3.1.2 Enable and Soft Start

When the input voltage is above the UVLO rising threshold 1.8 V and the EN pin is pulled to a voltage above 1.2 V, the boost of LP5811 is enabled and starts up. At the beginning, the LP5811 charges the boost output capacitor with a constant current when the output voltage is below 0.4 V. When the output voltage is charged above 0.4 V, the LP5811 has capability to drive 200 mA load. After the output voltage reaches the input voltage, the boost of LP5811 starts switching, and the output voltage continually ramps up to default voltage 3 V. The typical start-up time is 450 µs from EN pulled high to output reaching default voltage 3 V, at the application that input voltage is 2.5 V, output effective capacitance is 10 µF, and no load. When the EN is below 0.42 V, the internal enable comparator turns the device into shutdown mode. In the shutdown mode, the device is entirely turned off and the output is disconnected from input power supply.

9.3.1.3 Switching Frequency

The LP5811 switches at quasi-constant 1-MHz frequency when the input voltage is above 1.5 V. When the input voltage is lower than 1.5 V, the switching frequency is reduced gradually to 0.5 MHz, which improves the boost efficiency and gets higher boost ratio. When the input voltage is below 1 V, the switching frequency is fixed at quasi-constant 0.5 MHz.

9.3.1.4 Current Limit Operation

The LP5811 uses a valley current limit sensing scheme. The inductor current is detected during the switching off-time, by sensing the voltage across the synchronous rectifier.

When the load current increases, such that the inductor current is above the current limit within the whole switching cycle , the off-time increases to discharge the inductor current. The current decreases below the limit before the next on-time. When the current limit is reached, the output voltage decreases if the load current continually increases.

The maximum continuous output current ($I_{OUT(CL)}$), before entering current limit (CL) operation, can be defined by 式 1.

$$I_{OUT(CL)} = (1 - D) \times \left(I_{LIM} + \frac{1}{2} \Delta I_{L(P-P)}\right) \quad (1)$$

where

- D is the duty cycle
- $\Delta I_{L(P-P)}$ is the inductor ripple current

The duty cycle can be estimated by 式 2.

$$D = 1 - \frac{V_{IN} \times \eta}{V_{OUT}} \quad (2)$$

where

- V_{OUT} is the output voltage of the boost converter
- V_{IN} is the input voltage of the boost converter
- η is the efficiency of the converter, use 90% for most applications

The peak-to-peak inductor ripple current is calculated by 式 3.

$$\Delta I_{L(P-P)} = \frac{V_{IN} \times D}{L \times f_{SW}} \quad (3)$$

where

- L is the inductance value of the inductor
- f_{SW} is the switching frequency
- D is the duty cycle
- V_{IN} is the input voltage of the boost converter

9.3.1.5 Boost PWM Mode

The LP5811 uses a quasi-constant 1.0-MHz frequency pulse width modulation (PWM) at moderate to heavy load current. Based on the input voltage to output voltage ratio, a circuit predicts the required on-time. At the beginning of the switching cycle, the main switching low-side FET is turned on. The input voltage is applied across the inductor and the inductor current ramps up. In this phase, the output capacitor is discharged by the load current. When the on-time expires, the low-side FET is turned off, and the high-side rectifier FET is turned on. The inductor transfers its stored energy to replenish the output capacitor and supplies the load. The inductor current declines because the output voltage is higher than the input voltage. When the inductor current hits the valley current threshold determined by the output of the error amplifier, the next switching cycle starts again.

The LP5811 has a built-in compensation circuit that can accommodate a wide range of input voltage, output voltage, inductor value, and output capacitor value for stable operation.

9.3.1.6 Boost PFM Mode

The LP5811 works at PFM to improve efficiency at light load. When the load current decreases, the inductor valley current set by the output of the error amplifier no longer regulates the output voltage. When the inductor valley current hits the low limit, the output voltage exceeds the setting voltage as the load current decreases further. When the feedback voltage hits the PFM reference voltage (0.6 V typical), the LP5811 works at PFM. When the feedback voltage rises and hits the PFM reference voltage, the device continues switching for several cycles because of the delay time of the internal comparator — then it stops switching. The load is supplied by the output capacitor, and the output voltage declines. When the feedback voltage falls below the PFM reference voltage, after the delay time of the comparator, the device starts switching again to ramp up the output voltage. 図 9-2 showes the waveform of voltage when the device works at PWM and PFM.



図 9-2. Output Voltage in PWM Mode and PFM

9.3.2 Analog Dimming

The current gain of each LED can be controlled by 2 methods to achieve analog dimming in the LP5811.

- Global 1-bit Maximum Current (MC) control for all LEDs without external resistor
- Individual 8-bit Dot Current (DC) control for each LED

The maximum output current I_{OUT_max} of each current sink can be programmed by the 1-bit max_current. The default value of max_current is 0h, which means the LED maximum current is set to 25.5 mA in default.

表 9-1. Maximum Current (MC) bit setting

1 bit Maximum Current (MC)		I_{OUT_MAX} (mA)
Binary	Decimal	
0 (default)	0 (default)	25.5 (default)
1	1	51

The LP5811 can individually adjust the peak current of each LED by using Dot Current (DC) function. The brightness deviation among the LED bins can be miminized, to achieve uniform display performance. The current is adjusted with 256 steps from 0 to 100% of $I_{OUT\_MAX.}$, which is programmed in an 8-bit register whose default value is 80h.

表 9-2. Dot Current (DC) bits setting

8-bits Dot Current (DC) Register		Ratio of I_{OUT_MAX}
Binary	Decimal	
0000 0000	0	0%
0000 0001	1	0.39%
0000 0010	2	0.78%
---	---	---
1000 0000 (default)	128 (default)	50.2% (default)
---	---	---
1111 1101	253	99.2%
1111 1110	254	99.6%
1111 1111	255	100%

By configuring the MC and DC, the peak current of each current sink can be calculated as 式 4:

$$I_{OUT}\left(mA\right) = I_{OUT\_max} \times \frac{DC}{255} \quad (4)$$

The average current of each LED in TCM drive mode and mix drive mode is shown as 式 5:

$$I_{AVE}\left(mA\right) = \frac{I_{OUT}}{N} \times \frac{DC}{255} \times D_{PWM} \quad (5)$$

- N is the total scan number setting.
- D_{PWM} is the PWM duty.

9.3.3 PWM Dimming

The LP5811 supports 8-bit PWM dimming with 24 kHz or 12 kHz frequency, which is configured by 'PWM_Fre' bit in Dev_config_1 register. An internal 6 MHz oscillator is used to generate the PWM clock. SYNC pin can be configured as PWM clock input or output by configure 'vsync_out_en' bit in Dev_Config_11 register. If multiple LP5811 are used in the system with autonomous animation engine control, all devices can refer the same clock signal, which comes from one of LP5811 or external controller, to avoid animation mismatch in long time operation.

Each LED can be configured into 3 different PWM alignment phases: Forward, Middle, and Backward. The alignment phase of each LED is set by 'phase_align' bits in Dev_Config_7 to Dev_Config_10 registers. By turning on the LEDs in different phase, the peak current load from boost or the system power supply is greatly decreased. The input current ripple and ceramic-capacitor audible ringing can also be reduced. 図 9-3 shows the PWM alignment phases. In the forward alignment, the rising edge of PWM pulse is fixed at the beginning of PWM period. In the middle alignment, the middle point of PWM pulse is fixed at the middle of PWM period, while the pulse spreads to both directions. In the backward alignment, the falling edge of PWM pulse is fixed at the end of PWM period.



図 9-3. PWM Alignment Scheme

The LP5811 allow users to configure the dimming scale as exponential curve or linear curve, through the ‘exp_en’ bits in Dev_Config_5 and Dev_Config_6 registers. A human-eye-friendly visual performance can be achieved by using the internal exponential scale. The linear scale has great linearity between PWM duty cycle and PWM setting value, which provides flexible approach for external controlled gamma correction algorithm. The 8-bit linear and exponential curves are shown as 図 9-4.



図 9-4. Linear and Exponential PWM Dimming Curves

9.3.4 Autonomous Animation Engine Control

The LP5811 supports both manual mode and autonomous mode to control the DC and PWM of each LED. In manual mode, the LEDs are directly controlled by the related configuration registers and reflect the value immediately. In autonomous mode, the autonomous animation engine is applied for each LED, which can realize vivid lighting effects without external processor control. The animation engine pattern is composed by 3 animation engine units (AEU) and 2 animation pause units (APU) for complex and flexible control. One AEU is formed by 4 slopers, which is used for fading effect.

After setting up all animation engine pattern configurations, sending start_cmd to the device can let the animation running autonomously, to free external controller real-time loading. The PWM value and unit status of each LED can be read from PWM_value registers and pattern_status registers. To make sure the precision of reading results, sending pause_cmd to pause the animation firstly is recommended.

9.3.4.1 Animation Engine Pattern

Each LED of the LP5811 has own animation engine, to achieve premium visual lighting effects. One whole animation engine pattern is defined as 図 9-5. 3 animation engine units (AEU) and 2 animation pause units (APU) compose the animation engine pattern. AEU2 and AEU3 can be skipped by setting the playback times to 0. The LED current of each LEDs in the autonomous mode is set through the Autonomous_DC registers.



図 9-5. Animation engine pattern

The whole animation pattern includes two APUs and three AEUs with several playback times:

- APUx (x = 1, 2): Animation pause unit, each unit includes one timing value T.
- AEUx (x = 1, 2, 3): Animation engine unit, including 5 PWM values PWM1 to PWM5 and 4 time values T1 to T4.
- PT: Playback times of AEU1+AEU2+AEU3, which has 2-bit value to set 0/1/2/Infinite times.
- PTx: Playback times of AEUx (x=1/2/3), which has 2-bit value to set 0/1/2/Infinite times.

9.3.4.2 Sloper

Sloper is the basic element to achieve autonomous fade-in and fade-out animations. It can achieve 256 steps fade-in or fade-out effects from 'PWM_Start' to 'PWM_End' within a target time period T as 図 9-6. The 8-bit PWM steps, which is configurable in animation pattern PWM setting registers, help to achieve extremely smooth effects. Exponential dimming curve can also be supported in the sloper.



図 9-6. Sloper curve demonstration

The programable time T is selectable from 0 to around 8 s with 16 levels shown in 表 9-3.

表 9-3. Programable time options

Register value	0h	1h	2h	3h	4h	5h	6h	7h	8h	9h	Ah	Bh	Ch	Dh	Eh	Fh
Time (Typ.)	0 s	0.09 s	0.18 s	0.36 s	0.54 s	0.80 s	1.07 s	1.52 s	2.06 s	2.50 s	3.04 s	4.02 s	5.01 s	5.99 s	7.06 s	8.05 s

9.3.4.3 Animation Engine Unit (AEU)

The AEU is the most important unit to achieve autonomous animation effects. One AEU is formed by 4 slopers. There are 5 PWM values and 4 time values can be configured in the AEU. Each PWMx (x = 1, 2,…, 5) can be arbitrarily programmed from 0 to 255, The Tx (x = 1, 2, 3, 4) is selectable from 0 to 8 s with 16 levels referring to 表 9-3. If two adjacent PWM values are equal, the brightness keeps unchange within the time setting. When a Tx is set to 0, this sloper is skipped. To avoid flicker happens due to PWM value suddenly changes, the begin and end PWM of this sloper need to be the same.

Typical breathing effect example is illustrated as 図 9-7.



図 9-7. Animation engine unit - Example 1

Advanced breathing effect example is shown in 図 9-8. 2 different fading speeds are set in the PWM rising and falling phases, to achieve a complex animation.



図 9-8. Animation engine unit - Example 2

9.3.4.4 Animation Pause Unit (APU)

The APU is defined as the pausing time at the beginning and the end of the animation pattern. The APU contains 1 time value which is selectable from 0 to 8 s with 16 levels referring to 表 9-3. If the value is set as 0, the APU is skipped. The brightness of APU1 uses the PWM1 value of the AEU following the APU1, while the brightness of APU2 uses the PWM5 value of the AEU in front of APU2. One animation pattern example is shown in 図 9-9. Only AEU2 is enabled in the pattern, so that the brightness of APU1 uses the PWM1 value of AEU2, and the brightness of APU2 uses PWM5 value of AEU2.



図 9-9. APU example

9.3.5 Protections and Diagnostics

9.3.5.1 Overvoltage Protection

The boost of LP5811 has an output overvoltage protection (OVP) to protect the device. When the output voltage is above 5.7 V, the boost stops switching. Once the output voltage falls 0.1 V below the OVP threshold, the boost resumes operating again.

9.3.5.2 Output Short-to-Ground Protection

The boost of LP5811 starts to limit the boost current when the boost output voltage is below 1.8 V. The lower the boost output voltage reaches, the smaller the output current decreases. When the VOUT pin is short to ground and the boost output voltage is less than 0.4 V, the output current is limited to approximately 350 mA. Once the short circuit is released, the LP5811 goes through the soft start-up again to the regulated output voltage.

9.3.5.3 LED Open Detections

The LP5811 integrates LED open detection (LOD) for the fault caused by any open LED. The threshold for LOD is 90 mV when max current is set as 25.5 mA, and 180 mV when max current is set as 51 mA. To have enough detection time, LOD can only be performed when the PWM setting of this LED is above 25. If the voltage on the cathode of this LED is lower than the LOD threshold in continuously 3 cycles, LED open of this LED is reported to the corresponding LOD_status register.

The LOD flags can be cleared by writing 1h to 'lod_clear' bit in Fault_Clear register. If the LED open status is removed, the related 'lod_status' bit is set to 0 automatically.

The 'lod_action' bit in Dev_config_12 register can determine the action once open fault is detected. When the 'lod_action' bit is set to 1h, the dot where LED open happens is turned off to avoid any unpredictable issue. When the 'lod_action' bit is 0, no additional action is taken after LOD is detected. LED open fault detection and action is only executed in NORMAL state.

9.3.5.4 LED Short Detections

The LP5811 integrates LED short detection (LSD) for the fault caused by any short LED. The threshold of LSD is able to configure from (0.35 × V_{OUT}) V to (0.65 × V_{OUT}) V by configuring lsd_threshold in Dev_config_12 register. To have enough detection time, LSD can only be performed when the PWM setting of this LED is above 25. If the voltage on the cathode of this LED is higher than the LSD threshold in continuously 3 cycles, LED short of this LED is reported to the corresponding LSD_status register.

The LSD flags can be cleared by writing 1h to lsd_clear in Fault_CLR register. If the LED short status is removed, the related lsd_status bit is set to 0 automatically.

The 'lsd_action' bit in Dev_config_12 register can determine the reaction once open fault is detected. When the 'lsd_action' bit is set to 1h, all LEDs are turned off which is called one fails all fail (OFAF) action, to prevent potential damage caused by the short issue. The device enters to STANDBY state after sending 'lsd_clear' command. When the 'lsd_action' bit is 0, no additional action is taken after LSD is detected. LSD detecion is only executed in NORMAL state.

9.3.5.5 Thermal Shutdown

The LED driver of LP5811 goes into thermal shutdown state once the junction temperature exceeds 150°C. All LEDs turn off to avoid damaging the device. When the junction temperature drops below the thermal shutdown recovery temperature 130°C, the LED driver starts operating again.

The boost converter of LP5811 stops switching and is shutdown once the junction temperature exceeds 155°C, and the power on reset of the LED driver part is also triggered. When the junction temperature drops below the thermal shutdown recovery temperature, typically 130°C, the LP5811 enters shutdown state, and then the device needs to be configured again for normal operations.

9.4 Device Functional Modes

The 図 9-10 shows the main state machine of the LED driver.



図 9-10. LP5811 functional modes

- SHUTDOWN: The device enters into SHUTDOWN after VIN power up.
- INITIAL: The device enters into INITIAL state from SHUTDOWN when EN is pulled high.
- STANDBY: The device enters into STANDBY state from INITIAL when Chip_EN is set to 1. The device can also enter into STANDBY from NORMAL when no LED is effective, or Stop_cmd is received, or from OFAF when LSD_Clear = 1.
- NORMAL: The device enters NORMAL state from STANDBY when one or more LEDs are effective: for manual mode, at least one LED is enable (PWM and DC setting is not 0); for autonomous mode, at lease one LED is enable and Start_cmd is received.

9.5 Programming

The LP5811 is compatible with I²C standard specification. The device supports standard mode (100-kHz maximum), fast mode (400-kHz maximum), and fast plus mode (1-MHz maximum). The device has 4 different chip address versions, which allows connecting up to four parallel devices in one I²C bus.

I²C Data Transactions

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when clock signal is LOW. START and STOP conditions classify the beginning and the end of the data transfer session. A START condition is defined as the SDA signal transitioning from HIGH to LOW while SCL line is HIGH. A STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The bus leader always generates START and STOP conditions. The bus is considered to be busy after a START condition and free after a STOP condition. During data transmission, the bus leader can generate repeated START conditions. First START and repeated START conditions are functionally equivalent.

Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the leader. The leader releases the SDA line (HIGH) during the acknowledge clock pulse. The device pulls down the SDA line during the 9th clock pulse, signifying an acknowledge. The device generates an acknowledge after each byte has been received.

There is one exception to the acknowledge after every byte rule. When the leader is the receiver, the receiver must indicate to the transmitter an end of data by not acknowledging (*negative acknowledge*) the last byte clocked out of the follower. This negative acknowledge still includes the acknowledge clock pulse (generated by the leader), but the SDA line is not pulled down.

I²C Data Format

The address and data bits are transmitted MSB first with 8-bits length format in each cycle. Each transmission is started with Address Byte 1, which are divided into 5 bits of the chip address, 2 higher bits of the register address, and 1 read/write bit. The other 8 lower bits of register address are put in Address Byte 2.The device supports both independent mode and broadcast mode. The auto-increment feature allows writing / reading several consecutive registers within one transmission. If not consecutive, a new transmission must be started. The Bit 4 and Bit 3 are determined by the device, which can refer to セクション 5.

表 9-4. I²C Data Format

Address Byte1	Chip Address					Register Address		R/W
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Independent	1	0	1	Bit 4	Bit 3	9th bit	8th bit	R: 1 W: 0
Broadcast	1	1	0	1	1			
Address Byte2	Register Address							
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	7th bit	6th bit	5th bit	4th bit	3rd bit	2nd bit	1st bit	0 bit



図 9-11. I²C Write Timming



図 9-12. I²C Read Timing

9.6 Register Maps

This section provides a summary of the LP5811 register maps.

表 9-5. Register Section/Block Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
RC	R C	Read to Clear
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W0CP	W 0C P	W 0 to clear Requires privileged access
Reset or Default Value		
-n		Value after reset or the default value

表 9-6. LP5811 Registers Map

Register Group	Register Acronym	Address(Hex.)	Function	Type
ChipEN	Chip_en	000	Chip enable	R/W
CONFIG	Dev_config0 ~ Dev_config12	001 ~ 00D	Device configuration registers	R/W
Update CMD	Update_cmd	010	Configuration update command: CONFIG registers will ONLY be effective by sending this command	R/W
Start CMD	Start_cmd	011	Autonomous control start command or restart with the latest setting	R/W
Stop CMD	Stop_cmd	012	LED driver stop command, LED driver goes to INITIAL state with this command from all the other states	R/W
Pause CMD	Pause_cmd	013	Autonomous control pause command	R/W
Continue CMD	Continue_cmd	014	Autonomous control continue command	R/W
LED EN	LED_EN1 ~ LED_EN2	020 ~ 021	LED enable registers	R/W
Fault CLR	Fault_Clear	022	Fault clear registers to clear TSD/LOD/LSD faults	R/W
RESET	Reset	023	Software reset	W
DC_Manual	DC0 ~ DC_D2	030 ~ 03F	LED current setting at manual mode	R/W
PWM_Manual	PWM0 ~ PWM_D2	040 ~ 04F	LED PWM setting at manual mode	R/W
DC_Auto	DC_Auto0 ~ DC_Auto_D2	050 ~ 05F	LED current setting at autonomous mode	R/W
LED0 AEP	Tp, PT, PWM1 ~ PWM5, T1 ~ T4	080 ~ 099	LED0 Animation Engine Pattern parameters	R/W
LED1 AEP	Tp, PT, PWM1 ~ PWM5, T1 ~ T4	09A ~ 0B3	LED1 Animation Engine Pattern parameters	R/W
LED2 AEP	Tp, PT, PWM1 ~ PWM5, T1 ~ T4	0B4 ~ 0CD	LED2 Animation Engine Pattern parameters	R/W
LED3 AEP	Tp, PT, PWM1 ~ PWM5, T1 ~ T4	0CE ~ 0E7	LED3 Animation Engine Pattern parameters	R/W
LED_A0 AEP	Tp, PT, PWM1 ~ PWM5, T1 ~ T4	0E8 ~ 101	LED_A0 Animation Engine Pattern parameters	R/W
LED_A1 AEP	Tp, PT, PWM1 ~ PWM5, T1 ~ T4	102 ~ 11B	LED_A1 Animation Engine Pattern parameters	R/W
LED_A2 AEP	Tp, PT, PWM1 ~ PWM5, T1 ~ T4	11C ~ 135	LED_A2 Animation Engine Pattern parameters	R/W
LED_B0 AEP	Tp, PT, PWM1 ~ PWM5, T1 ~ T4	136 ~ 14F	LED_B0 Animation Engine Pattern parameters	R/W
LED_B1 AEP	Tp, PT, PWM1 ~ PWM5, T1 ~ T4	150 ~ 169	LED_B1 Animation Engine Pattern parameters	R/W

表 9-6. LP5811 Registers Map (続き)

LED_B2 AEP	Tp, PT, PWM1 ~ PWM5, T1 ~ T4	16A ~ 183	LED_B2 Animation Engine Pattern parameters	R/W
LED_C0 AEP	Tp, PT, PWM1 ~ PWM5, T1 ~ T4	184 ~ 19D	LED_C0 Animation Engine Pattern parameters	R/W
LED_C1 AEP	Tp, PT, PWM1 ~ PWM5, T1 ~ T4	19E ~ 1B7	LED_C1 Animation Engine Pattern parameters	R/W
LED_C2 AEP	Tp, PT, PWM1 ~ PWM5, T1 ~ T4	1B8 ~ 1D1	LED_C2 Animation Engine Pattern parameters	R/W
LED_D0 AEP	Tp, PT, PWM1 ~ PWM5, T1 ~ T4	1D2 ~ 1EB	LED_D0 Animation Engine Pattern parameters	R/W
LED_D1 AEP	Tp, PT, PWM1 ~ PWM5, T1 ~ T4	1EC ~ 205	LED_D1 Animation Engine Pattern parameters	R/W
LED_D2 AEP	Tp, PT, PWM1 ~ PWM5, T1 ~ T4	206 ~ 21F	LED_D2 Animation Engine Pattern parameters	R/W
STATUS	TSD_Config_Status	300	TSD status and Configuration error indication register	R
	LOD_Status1 ~ LOD_Status2	301 ~ 302	LOD status registers	R
	LSD_Status1 ~ LSD_Status2	303 ~ 304	LSD status registers	R
	PWM_Internal0 ~ PWM_Internal_D2	305 ~ 314	Internal PWM values for LED0 ~ LED_D2	R
	PATTERN_Status1 ~ PATTERN_Status8	315 ~ 31C	AEP status registers to indicate pattern progress for LED0 ~ LED_D2	R

10 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

The LP5811 is a 12 LEDs synchronous boost RGB LED driver with autonomous animation engine control. The device is ideal to support battery-powered applications with 0.5 V to 5.5 V input voltage range. The LP5811 has ultra-low operation current at active mode, and it only consumes 0.4 mA when LED current is set at 25mA. In battery powered applications like e-tag, earbud, e-cigarettes, VR headset, RGB mouse, smart speaker, and other handheld devices, LP5811 is ideal to provide premimum LED lighting effects with low power consumption and small package.

10.2 Typical Application

10.2.1 Application

図 10-1 shows an example of typical application, which uses one LP5811 to drive RGB LEDs through I^2C communication.

図 10-1. Typical Application - LP5811 Driving RGB LEDs



図 10-2. Typical Application - LP5811 Driving RGB LEDs

10.2.2 Design Parameters

表 10-1 shows the typical design parameters of Typical Application 1.

表 10-1. Design Parameters

PARAMETER	VALUE
Input voltage	3.6 V to 4.2 V by one Li-on battery cell
Output voltage	4.5 V
Inductor	1 µH
Output capacitor	22 µF
RGB LED count	4
LED maximum average current (red, green, blue)	12.75 mA, 10.2 mA, 10.2 mA
LED peak current (red, green, blue)	51 mA, 40.8 mA, 40.8 mA
LED PWM frequency	6 kHz

The different color of LEDs are put as below configuration.

Red LEDs: LED_A1, LED_B1, LED_C1, LED_D1

Green LEDs: LED_A0, LED_B0, LED_C0, LED_D0

Blue LEDs: LED_A2, LED_B2, LED_C2, LED_D2

10.2.3 Detailed Design Procedure

This section will showcase the detailed design procedures for LP5811 including boost components selection, LED driver manual and autonomous modes application examples.

10.2.3.1 Inductor Selection

The inductor is the most important component in power regulator design, which affects steady-state operation, transient behavior, and loop stability. There are three important inductor specifications, inductor value, saturation current, and dc resistance (DCR).

The integrated boost converter in LP5811 is designed to work with inductor values between 0.37 µH and 2.9 µH. 1 µH is recommended in typical application. The inductor peak current can be calculated by 式 8. Using the minimum input voltage, maximum output voltage, and maximum load current of the application can calculate the worst case.

In a boost regulator, the inductor dc current can be calculated by 式 6.

$$\Delta I_{L(DC)} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta} \tag{6}$$

where

- V_{OUT} is the output voltage of the boost converter
- I_{OUT} is the output current of the boost converter
- V_{IN} is the input voltage of the boost converter
- η is the power-conversion efficiency, use 90% for most cases

The inductor ripple current is calculated by 式 7.

$$\Delta I_{L(P-P)} = \frac{V_{IN} \times D}{L \times f_{SW}} \tag{7}$$

where

- D is the duty cycle, which can be calculated by 式 2

- L is the inductance value of the inductor
- f_{SW} is the switching frequency
- V_{IN} is the input voltage of the boost converter

Therefore, the inductor peak current is calculated by 式 8.

$$\Delta I_{L(P)} = \Delta I_{L(DC)} + \frac{\Delta I_{L(P-P)}}{2} \quad (8)$$

Inductor peak-to-peak current is recommended to be designed less than 40% of the average inductor current, with maximum output current setting. Large inductor value reduces the magnetic hysteresis losses in the inductor and improves EMI performance with small inductor ripple, but the load transient response time increases. The saturation current of the inductor must be higher than the calculated peak inductor current.

表 10-2. Recommended Inductors

Part Number	L (µH)	DCR MAX (mΩ)	SATURATION CURRENT (A)	SIZE L×W×H (mm)	VENDOR
XEL4030-102ME	1	9.78	9.0	4.0 × 4.0 × 3.1	Coilcraft
74438357010	1	13.5	9.6	4.1 × 4.1 × 3.1	Wurth Elecktronik
HBME042A-1R0MS-99	1	11.5	7.0	4.1 × 4.1 × 2.1	Cyntec

10.2.3.2 Output Capacitor Selection

The output capacitor is selected to meet the requirements of output ripple and loop stability. The ripple voltage is related to capacitor capacitance and equivalent series resistance (ESR). Assuming a ceramic capacitor with zero ESR, the minimum capacitance for a given ripple voltage can be calculated by 式 9.

$$C_{OUT} = \frac{I_{OUT} \times D_{MAX}}{f_{SW} \times V_{RIPPLE}} \quad (9)$$

where

- D_{MAX} is the maximum switching duty cycle
- V_{RIPPLE} is the peak-to-peak output ripple voltage
- I_{OUT} is the maximum output current
- f_{SW} is the switching frequency

The ESR impact on the output ripple must be considered if tantalum or aluminum electrolytic capacitors are used. The output peak-to-peak ripple voltage caused by the ESR of the output capacitors can be calculated by 式 10.

$$V_{RIPPLE(ESR)} = I_{L(P)} \times R_{ESR} \quad (10)$$

The derating of a ceramic capacitor under dc bias voltage, aging, and ac signal need to be considered during design. For example, the dc bias voltage can significantly reduce capacitance. A ceramic capacitor can lose more than 50% of capacitance at the rated voltage. Therefore, enough the voltage rating margin must be left to get adequate capacitance at the required output voltage. Increasing the output capacitor can make the output ripple voltage smaller in PWM mode.

TI recommends using the X5R or X7R ceramic output capacitor in the range of 4 µF to 1000 µF effective capacitance. 10 µF effective capacitance is recommended in typical application, which means around 22 µF rated capacitance. If the output capacitor is below the range, the boost regulator can potentially become unstable.

10.2.3.3 Input Capacitor Selection

Multilayer X5R or X7R ceramic capacitors are excellent choices for the input decoupling of the integrated boost converter, because of the extremely low ESR and small footprint. Input capacitors must be located as close as possible to the device. While a 10-µF input capacitor is sufficient for most applications, large capacitance is used to reduce input current ripple. When the input power is supplied through long wire and only ceramic capacitor is put, the load step at the output induces ringing at the VIN pin. This ringing couples back to the output and influence loop stability or even damage the device. In this circumstance, placing additional bulk capacitance (tantalum or aluminum electrolytic capacitor) between ceramic input capacitor and the power supply can reduce the ringing

10.2.3.4 Program Procedure

After VIN powering up, the boost converter can be enabled by pulling EN to High. After around 1 ms for boost output and internal oscillator stable, the device can be initialized by configuring chip_en = 1. Then the CONFIG registers can be set to the excepted configuration. After updating the CONFIG registers, one update command must to be sent to make the configuration effective. Either manual mode or autonomous mode can be seleted for each LED. A new configuration is only effective once update command is received.

The detailed progeam procedure is illustrated as:



図 10-3. Program Procedure

10.2.3.5 Programming Example

To get the design parameters in 表 10-1, the following program steps can be referred.

After properly providing the power supplies to LP5811,

1. Set chip_en = 1 to enable the device. (**Write 01h to register 000h**)
2. Set boost_vout = Fh to set 4.5 V boost output voltage, and max_current = 1h to set 51 mA maximum output LED current. (**Write 1Fh to register 001h**)
3. Set led_mode = 4h to configure the LED drive mode as TCM 4 scans. (**Write 20h to register 002h**)
4. Set lsd_threshold = 3h is recommended to avoid incorrect LSD detection. (**Write 0Bh to register 00Dh**)

   Let the PWM frequency, scan order, manual or autonomous mode, linear or exponential dimming curve, phase align method, vsync mode, blank time, clamp settings as default. (In other application requirements, these functions can be set)
5. Send update command to complete configuration settings (**Write 55h to register 010h**)
6. Read back config_err_status to check if the configuration is proper (**Read register 300h**)
7. Enable all 12 LEDs (**Write F0h to register 020h and FFh to register 021h**)

8. Set 50 mA peak current for red LEDs (**Write FFh to registers 035h, 038h, 03Bh, 03Eh**), and 40 mA peak current for green and blue LEDs (**Write CCh to registers 034h, 036h, 037h, 039h, 03Ah, 03Ch, 03Dh, 03Fh**)
9. Set 100% duty cycle to illuminate the LEDs (**Write FFh to registers 044h - 04Fh**)

10.2.4 Application Performance Plots

The following figures show the application performance plots.



PWM frequency = 24 kHz
LED_A0/A1/A2 enable
led_mode = 4h

図 10-4. Scan Lines and Current Sinks Waveforms of OUT0, OUT1, OUT2, OUT3



PWM frequency = 12 kHz
LED_A0/A1/A2 enable
led_mode = 4h

図 10-5. Scan Lines and Current Sinks Waveforms of OUT0, OUT1, OUT2, OUT3



Switch blank time t_{SW_BLK} = 1 µs

図 10-6. Scan Lines Switching Waveforms of OUT0, OUT1, OUT2, OUT3



Switch blank time t_{SW_BLK} = 2 µs

図 10-7. Scan Lines Switching Waveforms of OUT0, OUT1, OUT2, OUT3



phase_align_a0 = 0h, phase_align_a1 = 0h, phase_align_a2 = 0h, PWM = 127

図 10-8. PWM Alignment Disabled



phase_align_a0 = 1h, phase_align_a1 = 2h, phase_align_a2 = 3h, PWM = 127

図 10-9. PWM Alignment Enabled



V_{IN} = 3.6 V, V_{OUT} = 5 V, I_{OUT} = 1 A

図 10-10. Switching Waveform at Heavy Load



V_{IN} = 3.6 V, V_{OUT} = 5 V, I_{OUT} = 50 mA

図 10-11. Switching Waveform at Light Load



V_{IN} = 2.0 V, V_{OUT} = 3.3 V, 6.6-Ω resistance load

図 10-12. Start-up Waveform



V_{IN} = 2.0 V, V_{OUT} = 3.3 V, 6.6-Ω resistance load

図 10-13. Shutdown Waveform



V_{IN} = 3.6 V, V_{OUT} = 5 V, I_{OUT} = 400 mA to 800 mA with 20-µs slew rate

図 10-14. Load Transient



V_{IN} = 2.5 V to 4.6 V with 20-µs slew rate, V_{OUT} = 5 V
I_{OUT} = 800 mA

図 10-15. Line Transient



V_{IN} = 3.6 V, V_{OUT} = 5 V, I_{OUT} = 0 A to 800 mA Sweep

図 10-16. Load Sweep



V_{IN} = 0 V to 3 V Sweep, V_{OUT} = 3 V, 6.6-Ω resistance load

図 10-17. Line Sweep



V_{IN} = 2.5 V, V_{OUT} = 3 V, 6.6-Ω resistance load

図 10-18. Output Short Protection (Entry)



V_{IN} = 2.5 V, V_{OUT} = 3 V, 6.6-Ω resistance load

図 10-19. Output Short Protection (Recover)

10.3 Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 0.5 V to 5.5 V, with minimum 1.8V start up input voltage. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance is required near to the ceramic bypass capacitors. A typical choice is a tantalum or aluminum electrolytic capacitor with a value of 100 µF.

The LP5811 can also work normally by powering from VOUT with 2.7 V to 5.5 V voltage range, to bypass the integrated boost converter. In direct drive mode or mix drive mode, an external LED supply with 2.7 V to 5.5 V voltage range is supported to power up the LEDs in direct drive configurations.

10.4 Layout

10.4.1 Layout Guidelines

As for all switching power supplies, especially those running at high switching frequency and high currents, layout is an important design step. If the layout is not carefully done, the regulator could suffer from instability and noise problems. To maximize efficiency, switch rise and fall time are very fast. To prevent radiation of high frequency noise (for example, EMI), proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize interplane coupling. The input capacitor needs not only to be close to the VIN pin, but also to the GND pin in order to reduce input supply ripple. The most critical current path for all boost converters is from the switching FET, through the rectifier FET, then the output capacitors, and back to ground of the switching FET. This high current path contains nanosecond rise and fall time and must be kept as short as possible. Therefore, the output capacitor not only must be close to the VOUT pin, but also to the GND pin to reduce the overshoot at the SW pin and VOUT pin. For OUTx (x = 0, 1, 2, 3), low inductive and resistive path of switch load loop can help to provide a high slew rate. Therefore, path of adjecent outputs must be short and wide and avoid

parallel wiring and narrow trace. For better thermal performance, TI suggest to make copper polygon connected with each pin bigger.

10.4.2 Layout Example



図 10-20. LP5811 DSBGA Package Layout Example

11 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

11.1 Documentation Support

11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

11.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

11.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.
すべての商標は、それぞれの所有者に帰属します。

11.5 静電気放電に関する注意事項

この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

11.6 用語集

テキサス・インスツルメンツ用語集　　この用語集には、用語や略語の一覧および定義が記載されています。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP5811ADRRR	ACTIVE	WSON	DRR	12	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	5811A	Samples
LP5811AYBHR	ACTIVE	DSBGA	YBH	12	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	5811A	Samples
LP5811BDRRR	ACTIVE	WSON	DRR	12	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	5811B	Samples
LP5811BYBHR	ACTIVE	DSBGA	YBH	12	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	5811B	Samples
LP5811CDRRR	ACTIVE	WSON	DRR	12	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	5811C	Samples
LP5811CYBHR	ACTIVE	DSBGA	YBH	12	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	5811C	Samples
LP5811DDRRR	ACTIVE	WSON	DRR	12	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	5811D	Samples
LP5811DYBHR	ACTIVE	DSBGA	YBH	12	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	5811D	Samples
LP5813ADRRR	ACTIVE	WSON	DRR	12	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	5813A	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

GENERIC PACKAGE VIEW

DRR 12

WSON - 0.8 mm max height

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4223490/B

PACKAGE OUTLINE

DRR0012C

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4222932/A 05/2016

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRR0012C

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 13
81.7% PRINTED SOLDER COVERAGE BY AREA
SCALE:20X

4222932/A 05/2016

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス· デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265