


# LV284 高効率で入力電圧範囲が広い降圧レギュレータ

## 1 特長

- 新製品を利用可能:
  - LMR43610 3~36V、1A、200kHz~2.2MHz の同期整流コンバータ
- 市場投入の迅速化:
  - TLVM23615 3~36V、1.5A、200kHz~2.2MHz の電源モジュール
- 入力範囲は 4V~40V、45V の過渡電圧に対応
- 0.7MHz のスイッチング周波数
- Eco モードにより軽負荷時に極めて高い効率を実現
- 低ドロップアウト動作
- 最大 1A の出力電流
- 高精度イネーブル入力
- 過電流保護
- 内部補償
- 内部ソフトスタート
- ソリューション全体のサイズの小型化 (TSOT-6L パッケージ)

## 2 アプリケーション

- 電力メーター
- コレクタ
- コンセントレータ
- 産業用分散電源アプリケーション



概略回路図

## 3 概要

LV284 は PWM DC/DC バック (降圧型) レギュレータです。入力電圧範囲が 4V~40V と広く、産業用から車載用まで幅広いアプリケーション向けに設計されています。極めて低い 1 $\mu$ A のシャットダウン電流により、バッテリー駆動時間の延長が可能です。動作周波数は 0.7MHz に固定され、小型の外部部品を使用可能にしながら、低い出力リップル電圧を実現しています。ソフトスタートと補償回路が内部に実装されており、最小限の外付け部品でデバイスを使用できます。

LV284 は最大 1A の負荷電流に対して最適化されています。このデバイスの公称帰還電圧は 0.765V です。

このデバイスには、パルス単位の電流制限、熱センシング、過剰な消費電力によるサーマル・シャットダウンなどの保護機能が組み込まれています。LV284 は薄型の TSOT-6L パッケージ (2.9mm × 1.6mm × 0.85mm) で供給されます。

### パッケージ情報

部品番号	パッケージ(1)	パッケージ・サイズ(2)
LV284	DDC (TSOT-6L、6)	2.90mm × 2.80mm

- (1) 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。
- (2) パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はピンも含まれます。




図 3-1. 効率と電流との関係  
 $(f_{SW} = 0.7\text{MHz}, V_{IN} = 12\text{V}, V_{OUT} = 3.3\text{V})$



## Table of Contents

1 特長.....	1	7.3 Feature Description.....	7
2 アプリケーション.....	1	7.4 Device Functional Modes.....	9
3 概要.....	1	<b>8 Application and Implementation.....</b>	<b>10</b>
4 Revision History.....	2	8.1 Application Information.....	10
5 Pin Configuration.....	3	8.2 Typical Applications.....	10
6 Specifications.....	4	8.3 Power Supply Recommendations.....	15
6.1 Absolute Maximum Ratings.....	4	8.4 Layout.....	15
6.2 ESD Ratings.....	4	<b>9 Device and Documentation Support.....</b>	<b>17</b>
6.3 Recommended Operating Conditions.....	4	9.1 ドキュメントの更新通知を受け取る方法.....	17
6.4 Thermal Information.....	4	9.2 サポート・リソース.....	17
6.5 Electrical Characteristics.....	5	9.3 Trademarks.....	17
6.6 Typical Characteristics.....	6	9.4 静電気放電に関する注意事項.....	17
7 Detailed Description.....	7	9.5 用語集.....	17
7.1 Overview.....	7	<b>10 Mechanical, Packaging, and Orderable</b>	
7.2 Functional Block Diagram.....	7	<b>Information.....</b>	<b>17</b>

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (January 2015) to Revision B (September 2023)	Page
• 最初の公開リリース.....	1
• 一般部品番号を LV284 に更新.....	1
• LMR43610 および TLVM23615 へのリンクを追加.....	1
• ドキュメント全体にわたって表、図、相互参照の採番方法を更新.....	1
• 現行の標準に合わせて「パッケージ情報」表を更新.....	1
• Moved the storage temperature range row to the <i>Absolute Maximum Ratings</i> table.....	4
• Updated the <i>ESD Ratings</i> table to current standards.....	4
• Updated the <i>Thermal Information</i> table to current standards.....	4
• Added the <i>Device Functional Modes</i> section.....	9

---

Changes from Revision * (July 2014) to Revision A (January 2015)	Page
• 「製品プレビュー」から「量産データ」に変更、中国の顧客向けのカスタム・ドキュメントは継続.....	1

## 5 Pin Configuration




図 5-1. DDC Package, 6-Pin TSOT-6L (Top View)

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
CB	1	I	SW FET gate bias voltage. Connect $C_{boot}$ cap between CB and SW.
GND	2	G	Ground Connection.
FB	3	I	Feedback Pin. Set feedback voltage divider ratio with $V_{OUT} = V_{FB} (1+(R1/R2))$
SHDN	4	I	Enable and disable input pin(high voltage tolerant). Internal pull-up current source. Pull below 1.25 V to disable. Float to enable. Adjust the input undervoltage lockout with two resistors.
VIN	5	I	Power input voltage pin. Input for internal supply and drain node input for internal high-side MOSFET.
SW	6	O	Switch node. Connect to inductor, diode and $C_{boot}$ cap.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Input Voltages	V <sub>IN</sub> to GND	-0.3	45	V
	SHDN to GND	-0.3	45	
	FB to GND	-0.3	7	
	CB to SW	-0.3	7	
Output Voltages	SW to GND	-1	45	V
	SW to GND less than 30-ns transients	-2	45	
T <sub>J</sub>	Operating junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature range	-55	165	°C

- (1) Stresses at or beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			MIN	MAX	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>		1000	V
		Charged device model (CDM), per JEDEC specification JESD22- C101, all pins <sup>(2)</sup>		500	

- (1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process, CB PIN passes 500-V test.
- (2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Buck regulator	V <sub>in</sub>	4	40	V
	CB		46	
	CB to SW		6	
	SW	-0.7	40	
	FB	0	5	
Control	SHDN	0	40	
Temperature	Operating junction temperature, T <sub>J</sub>	-40	125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		SOT (DDC)	UNIT
		6 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	102	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	36.9	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	28.4	

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application note](#).

## 6.5 Electrical Characteristics


$V_{IN} = 12\text{ V}$ ,  $\overline{\text{SHDN}} = V_{IN}$ ,  $T_J = 25^\circ\text{C}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b><math>V_{IN}</math> (INPUT POWER SUPPLY)</b>					
Operating input voltage		4		40	V
Shutdown supply current	EN = 0 V		1	3	$\mu\text{A}$
Undervoltage lockout thresholds	Rising			4	V
	Falling	3			V
$I_Q$	Eco-mode, no load, $V_{IN} = 12\text{ V}$ , not switching		30		$\mu\text{A}$
<b>SHDN AND UVLO</b>					
Rising SHDN Threshold Voltage		1.05	1.25	1.38	V
SHDN PIN current	SHDN = 2.3 V		-4.2		$\mu\text{A}$
	SHDN = 0.9 V		-1		$\mu\text{A}$
Hysteresis current			-3		$\mu\text{A}$
<b>HIGH-SIDE MOSFET</b>					
On-resistance	$V_{IN} = 12\text{ V}$ , CB to SW = 5.8 V		500		m $\Omega$
$t_{ON-MIN}$ <sup>(1)</sup>			95		ns
$D_{MAX}$ : Maximum duty cycle <sup>(1)</sup>			96%		
$V_{FB}$ : Feedback voltage		0.74	0.765	0.79	V
<b>CURRENT LIMIT</b>					
Current limit threshold	$V_{IN} = 12\text{ V}$		1500		mA
$f_{SW}$ Switching frequency		550	700	850	kHz
<b>THERMAL PERFORMANCE</b>					
$T_{SHUTDOWN}$ Thermal shutdown trip point <sup>(1)</sup>			170		$^\circ\text{C}$
$T_{HYS}$ <sup>(1)</sup>	Hysteresis		10		$^\circ\text{C}$


(1) Specified by design.

### 6.6 Typical Characteristics


Unless otherwise noted,  $V_{IN} = 12\text{ V}$ ,  $L = 22\ \mu\text{H}$ ,  $C_{OUT} = 22\ \mu\text{F}$ ,  $T_A = 25^\circ\text{C}$




**6-1. Efficiency vs Load Current**



**6-2. Efficiency vs Load Current**



**6-3. Load Regulation**



**6-4. Supply Current vs Input Voltage (No Load)**


## 7 Detailed Description

### 7.1 Overview

The LV284 device is a 40 V, 1 A step-down (buck) regulator. The buck regulator has a very low quiescent current during the light load to prolong the battery life.

The LV284 improves performance during line and load transients by implementing a constant frequency, current mode control which reduces output capacitance and simplifies frequency compensation design. The LV284 reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high side MOSFET is supplied by a capacitor on the CB to SW pin. The boot capacitor voltage is monitored by an UVLO circuit and will turn the high side MOSFET off when the boot voltage falls below a preset threshold. The LV284 can operate at high duty cycles because of the boot UVLO and small refresh FET. The output voltage can be stepped down to as low as the 0.765 V reference. Internal soft start is featured to minimize inrush currents.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Fixed Frequency PWM Control

The LV284 operates at a fixed frequency, and it implements peak current mode control. The output voltage is compared through external resistors on the FB pin to an internal voltage reference by an error amplifier which drives the internal COMP node. An internal oscillator initiates the turn on of the high side power switch. The error amplifier output is compared to the high side power switch current. When the power switch current reaches the level set by the internal COMP voltage, the power switch is turned off. The internal COMP node voltage will increase and decrease as the output current increases and decreases. The device implements a current limit by clamping the COMP node voltage to a maximum level.

### 7.3.2 Bootstrap Voltage (CB)

The LV284 has an integrated boot regulator, and requires a small ceramic capacitor between the CB and SW pins to provide the gate drive voltage for the high side MOSFET. The CB capacitor is refreshed when the high side MOSFET is off and the low side diode conducts.

To improve drop out, the LV284 is designed to operate at 96% duty cycle as long as the CB to SW pin voltage is greater than 3.2 V. When the voltage from CB to SW drops below 3.2 V, the high-side MOSFET is turned off using an UVLO circuit which allows the low side diode to conduct and refresh the charge on the CB capacitor. Because the supply current sourced from the CB capacitor is low, the high-side MOSFET can remain on for more switching cycles than are required to refresh the capacitor, thus the effective duty cycle of the switching regulator is high.

Attention must be taken in maximum duty cycle applications with light load. To ensure SW can be pulled to ground to refresh the CB capacitor, an internal circuit will charge the CB capacitor when the load is light or the device is working in dropout condition.

### 7.3.3 Setting the Output Voltage

The output voltage is set using the feedback pin and a resistor divider connected to the output as shown on the front page schematic. The feedback pin voltage 0.765 V, so the ratio of the feedback resistors sets the output voltage according to the following equation:  $V_{OUT} = 0.765 \text{ V} (1 + (R1/R2))$ . Typically R2 will be given as 1 kΩ to 100 kΩ for a starting value. To solve for R1 given R2 and  $V_{OUT}$  uses  $R1 = R2 ((V_{OUT}/0.765 \text{ V}) - 1)$ .

### 7.3.4 Enable ( $\overline{\text{SHDN}}$ ) and $V_{IN}$ Undervoltage Lockout

The LV284  $\overline{\text{SHDN}}$  pin is a high voltage tolerant input with an internal pull up circuit. The device can be enabled even if the  $\overline{\text{SHDN}}$  pin is floating. The regulator can also be turned on using 1.25 V or higher logic signals. If the use of a higher voltage is desired due to system or other constraints it can be used. TI recommends a 100 kΩ or larger resistor between the applied voltage and the  $\overline{\text{SHDN}}$  pin to protect the device. When  $\overline{\text{SHDN}}$  is pulled down to 0 V, the chip is turned off and enters the lowest shutdown current mode. In shutdown mode the supply current decreases to approximately 1 μA. If the shutdown function is not to be used, the  $\overline{\text{SHDN}}$  pin can be tied to  $V_{IN}$ . The maximum voltage to the  $\overline{\text{SHDN}}$  pin must not exceed 40 V.

The LV284 has an internal UVLO circuit to shutdown the output if the input voltage falls below an internally fixed UVLO threshold level. This circuit ensures that the regulator is not latched into an unknown state during low input voltage conditions. The regulator powers up when the input voltage exceeds the UVLO voltage level. If there is a requirement for a higher UVLO voltage, the  $\overline{\text{SHDN}}$  can be used to adjust the input voltage UVLO by using external resistors.

### 7.3.5 Current Limit

The LV284 implements current mode control which uses the internal COMP voltage to turn off the high side MOSFET on a cycle by cycle basis. Each cycle the switch current and internal COMP voltage are compared, when the peak switch current intersects the COMP voltage, the high side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier will respond by driving the COMP node high, increasing the switch current. The error amplifier output is clamped internally, which functions as a switch current limit.

### 7.3.6 Thermal Shutdown

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 170°C (typ). The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal trip threshold. After the junction temperature decreases below 160°C (typ), the device reinitiates the power up sequence.



## 7.4 Device Functional Modes

### 7.4.1 Continuous Conduction Mode

The LV284 steps the input voltage down to a lower output voltage. In continuous conduction mode (when the inductor current never reaches zero at steady state), the buck regulator operates in two cycles. The power switch is connected between VIN and SW. In the first cycle of operation, the transistor is closed and the diode is reverse biased. Energy is collected in the inductor, the load current is supplied by C<sub>OUT</sub> and the current through the inductor is rising. During the second cycle the transistor is open and the diode is forward biased due to the fact that the inductor current cannot instantaneously change direction. The energy stored in the inductor is transferred to the load and output capacitor. The ratio of these two cycles determines the output voltage. The output voltage is defined approximately as:  $D = V_{OUT}/V_{IN}$  and  $D' = (1-D)$  where D is the duty cycle of the switch, D and D' is required for design calculations.

### 7.4.2 Eco-mode

The LV284 operates in Eco-mode at light load currents to improve efficiency by reducing switching and gate drive losses. For Eco-mode operation, the LV284 senses peak current, not average or load current, so the load current where the device enters Eco-mode is dependent on V<sub>IN</sub>, V<sub>OUT</sub> and the output inductor value. When the load current is low and the output voltage is within regulation, the device enters Eco-mode (see Figure12) and draws only 28-μA input quiescent current.

## 8 Application and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 8.1 Application Information

The LV284 is a step down DC-to-DC regulator. It is typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 1 A. The following design procedure can be used to select components for the LV284. This section presents a simplified discussion of the design process.

### 8.2 Typical Applications

#### 8.2.1 5 V Output Application




図 8-1. Application Circuit, 5 V Output

#### 8.2.1.1 Design Requirements

##### 8.2.1.1.1 Design Guide – Step By Step Design Procedure

This example details the design of a high frequency switching regulator using ceramic output capacitors. A few parameters must be known to start the design process. These parameters are typically determined at the system level:

Input voltage, VIN	9 V to 16 V, typical 12 V	
Output voltage, VOUT	5.0 V ± 3%	
Maximum output current example IO_max	1 A	
Minimum output current example IO_min	0.1 A	
Transient response 0.03 A to 0.6 A	5%	
Output voltage ripple	1%	
Switching frequency f <sub>SW</sub>	700 kHz	
Target during load transient	Overvoltage peak value	106% of output voltage
	Undervoltage value	91% of output voltage

#### 8.2.1.2 Detailed Design Procedure

##### 8.2.1.2.1 Output Inductor Selection

The most critical parameters for the inductor are the inductance, peak current and the DC resistance. The inductance is related to the peak-to-peak inductor ripple current, the input and the output voltages. Because the ripple current increases with the input voltage, the maximum input voltage is always used to determine the

inductance. Equation 1 is used to calculate the minimum value of the output inductor, where  $K_{IND}$  is ripple current percentage. A reasonable value is setting the ripple current to be 30%( $K_{IND}$ ) of the DC output current. For this design example, the minimum inductor value is calculated to be 16.4  $\mu\text{H}$ , and a nearest standard value was chosen: 22  $\mu\text{H}$ . For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be found from Equation 3 and Equation 4. The inductor ripple current is 0.22 A, and the RMS current is 1 A. As the equation set demonstrates, lower ripple currents will reduce the output voltage ripple of the regulator but will require a larger value of inductance. A good starting point for most applications is 22  $\mu\text{H}$  with a 1.6 A current rating. Using a rating near 1.6 A will enable the LV284 to current limit without saturating the inductor. This is preferable to the LV284 going into thermal shutdown mode and the possibility of damaging the inductor if the output is shorted to ground or other long-term overload.

$$L_{o \min} = \frac{V_{in \max} - V_{out}}{I_o \times K_{IND}} \times \frac{V_{out}}{V_{in \max} \times f_{sw}} \quad (1)$$

$$I_{ripple} = \frac{V_{out} \times (V_{in \max} - V_{out})}{V_{in \max} \times L_o \times f_{sw}} \quad (2)$$

$$I_{L-RMS} = \sqrt{I_o^2 + \frac{1}{12} I_{ripple}^2} \quad (3)$$

$$I_{L-peak} = I_o + \frac{I_{ripple}}{2} \quad (4)$$

### 8.2.1.2.2 Output Capacitor Selection

The selection of  $C_{OUT}$  is mainly driven by three primary considerations. The output capacitor will determine the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the most stringent of these three criteria.

The desired response to a large change in the load current is the first criteria. The regulator usually needs two or more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of droop in the output voltage. Equation 5 shows the minimum output capacitance necessary to accomplish this. For this example, the transient load response is specified as a 3% change in  $V_{out}$  for a load step from 0.1 A to 1 A (full load). For this example,  $\Delta I_{OUT} = 1 - 0.1 = 0.9$  A and  $\Delta V_{OUT} = 0.03 \times 5 = 0.15$  V. Using these numbers gives a minimum capacitance of 17.1  $\mu\text{F}$ . For ceramic capacitors, the ESR is usually small enough to ignore in this calculation. Aluminum electrolytic and tantalum capacitors have higher ESR that must be taken into account.

The stored energy in the inductor will produce an output voltage overshoot when the load current rapidly decreases. The output capacitor must also be sized to absorb energy stored in the inductor when transitioning from a high load current to a lower load current. Equation 6 is used to calculate the minimum capacitance to keep the output voltage overshoot to a desired value. Where  $L$  is the value of the inductor,  $I_{OH}$  is the output current under heavy load,  $I_{OL}$  is the output under light load,  $V_f$  is the final peak output voltage, and  $V_i$  is the initial capacitor voltage. For this example, the worst case load step will be from 1 A to 0.1 A. The output voltage will increase during this load transition and the stated maximum in our specification is 3 % of the output voltage. This will make  $V_{o\_overshoot} = 1.03 \times 5 = 5.15$  V.  $V_i$  is the initial capacitor voltage which is the nominal output voltage of 5 V. Using these numbers in Equation 6 yields a minimum capacitance of 14.3  $\mu\text{F}$ .

Equation 7 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where  $f_{sw}$  is the switching frequency,  $V_{o\_ripple}$  is the maximum allowable output voltage ripple, and  $I_{L\_ripple}$  is the inductor ripple current. Equation 7 yields 0.26  $\mu\text{F}$ .

Equation 8 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. Equation 8 indicates the ESR must be less than 680 m $\Omega$ . Additional capacitance de-ratings for

aging, temperature and dc bias must be factored in which will increase this minimum value. For this example, 22  $\mu\text{F}$  ceramic capacitors will be used. Capacitors in the range of 4.7  $\mu\text{F}$  to 100  $\mu\text{F}$  are a good starting point with an ESR of 0.7  $\Omega$  or less.

$$C_{out} > \frac{2 \times \Delta I_{out}}{f_{sw} \times \Delta V_{out}} \quad (5)$$

$$C_{out} > L_o \times \frac{(I_{oh}^2 - I_{ol}^2)}{(V_f^2 - V_t^2)} \quad (6)$$

$$C_{out} > \frac{1}{8 \times f_{sw}} \times \frac{1}{\frac{V_{o\_ripple}}{I_{L\_ripple}}} \quad (7)$$

$$R_{ESR} < \frac{V_{o\_ripple}}{I_{L\_ripple}} \quad (8)$$

### 8.2.1.2.3 Schottky Diode Selection

The breakdown voltage rating of the diode is preferred to be 25% higher than the maximum input voltage. In the target application, the current rating for the diode must be equal to the maximum output current for best reliability in most applications. In cases where the input voltage is not much greater than the output voltage the average diode current is lower. In this case it is possible to use a diode with a lower average current rating, approximately (1-D)×IOUT, however the peak current rating must be higher than the maximum load current. A 1 A to 2 A rated diode is a good starting point.

### 8.2.1.2.4 Input Capacitor Selection

A low ESR ceramic capacitor is needed between the VIN pin and ground pin. This capacitor prevents large voltage transients from appearing at the input. Use a 1  $\mu\text{F}$  - 10  $\mu\text{F}$  value with X5R or X7R dielectric. Depending on construction, a ceramic capacitor value can decrease up to 50% of its nominal value when rated voltage is applied. Consult with the capacitor manufactures data sheet for information on capacitor derating overvoltage and temperature. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the LV284. The input ripple current can be calculated using below Equations.

For this example design, one 2.2  $\mu\text{F}$ , 50 V capacitor is selected. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 10. Using the design example values,  $I_{OUTMAX} = 1 \text{ A}$ ,  $C_{IN} = 2.2 \mu\text{F}$ ,  $f_{SW} = 700 \text{ kHz}$ , yields an input voltage ripple of 162 mV and a rms input ripple current of 0.5 A.

$$I_{cirms} = I_{out} \times \sqrt{\frac{V_{out}}{V_{in\ min}} \times \frac{(V_{in\ min} - V_{out})}{V_{in\ min}}} \quad (9)$$

$$\Delta V_{in} = \frac{I_{out\ max} \times 0.25}{C_{in} \times f_{sw}} \quad (10)$$

### 8.2.1.2.5 Bootstrap Capacitor Selection


TI recommends a 0.1- $\mu\text{F}$  ceramic capacitor or larger for the bootstrap capacitor ( $C_{boot}$ ). For applications where the input voltage is close to output voltage a larger capacitor is recommended, generally 0.1  $\mu\text{F}$  to 1  $\mu\text{F}$  to ensure plenty of gate drive for the internal switches and a consistently low  $R_{DS(on)}$ . TI recommends a ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher because of the stable characteristics over temperature and voltage.

Below are the recommended typical output voltage inductor and capacitor combinations for optimized total solution size.

P/N	V <sub>OUT</sub> (V)	R1 (kΩ)	R2 (kΩ)	L (μH)	C <sub>OUT</sub> (μF)
LV284	5	54.9 (1%)	10 (1%)	22	22
LV284	5.7	64.9 (1%)	10 (1%)	22	22
LV284	12	147 (1%)	10 (1%)	22	10


### 8.2.1.3 Application Performance Curves

Unless otherwise noted,  $V_{IN} = 12\text{ V}$ ,  $L = 22\ \mu\text{H}$ ,  $C_{OUT} = 22\ \mu\text{F}$ ,  $T_A = 25^\circ\text{C}$




Time (1  $\mu\text{s}/\text{DIV}$ )

**图 8-2. Switching Node and Output Voltage Waveform ( $V_{IN} = 12\text{ V}$ ,  $V_{OUT} = 5\text{ V}$ ,  $I_{Load} = 1\text{ A}$ )**




Time (800  $\mu\text{s}/\text{DIV}$ )

**图 8-3. Load Transient Between 0.1 A and 1 A ( $V_{IN} = 12\text{ V}$ ,  $V_{OUT} = 5\text{ V}$ )**




Time (400  $\mu\text{s}/\text{DIV}$ )

**图 8-4. Start-up Waveform ( $V_{IN} = 18\text{ V}$ ,  $V_{OUT} = 12\text{ V}$ ,  $I_{Load} = 800\text{ mA}$ )**




Time (400  $\mu\text{s}/\text{DIV}$ )

**图 8-5. Shutdown Waveform ( $V_{IN} = 18\text{ V}$ ,  $V_{OUT} = 12\text{ V}$ ,  $I_{Load} = 800\text{ mA}$ )**




Time (200  $\mu\text{s}/\text{DIV}$ )

**图 8-6. Start-up Waveform ( $V_{IN} = 12\text{ V}$ ,  $V_{OUT} = 5\text{ V}$ ,  $I_{Load} = 800\text{ mA}$ )**



Time (100  $\mu\text{s}/\text{DIV}$ )

**图 8-7. Shutdown Waveform ( $V_{IN} = 12\text{ V}$ ,  $V_{OUT} = 5\text{ V}$ ,  $I_{Load} = 800\text{ mA}$ )**



**8-8. Eco-mode Operation ( $V_{IN} = 12\text{ V}$ ,  $V_{OUT} = 5\text{ V}$ , No Load)**

### 8.3 Power Supply Recommendations

The LV284 is designed to operate from an input voltage supply range between 4 V and 40 V. This input supply must be able to withstand the maximum input current and maintain a voltage above 4 V. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the LV284 supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is located more than a few inches from the LV284, additional bulk capacitance can be required in addition to the ceramic input capacitors.


### 8.4 Layout

#### 8.4.1 Layout Guidelines

Layout is a critical portion of good power supply design. The following guidelines help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

1. The feedback network, resistors R1 and R2, must be kept close to the FB pin, and away from the inductor to minimize coupling noise into the feedback pin.
2. The input capacitor C<sub>IN</sub> must be placed close to the V<sub>IN</sub> pin. This will reduce copper trace inductance which effects input voltage ripple of the IC.
3. The output capacitor C<sub>OUT</sub> must be placed close to the junction of L1 and the diode D1. The L1, D1 and C<sub>OUT</sub> trace must be as short as possible to reduce conducted and radiated noise.
4. The inductor L1 must be placed close to the SW pin to reduce magnetic and electrostatic noise.
5. The ground connection for the diode, C<sub>IN</sub> and C<sub>OUT</sub> must be tied to the system ground plane in only one spot (preferably at the C<sub>OUT</sub> ground point) to minimize conducted noise in the system ground plane.
6. For more detail on switching power supply layout considerations see Application Note AN-1149.

### 8.4.2 Layout Example



☒ 8-9. Layout Example



## 9 Device and Documentation Support

### 9.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 9.2 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

### 9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 9.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 9.5 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LV2843DDCR	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A03X	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# EXAMPLE BOARD LAYOUT


DDC0006A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPLODED METAL SHOWN  
SCALE:15X



SOLDEMASK DETAILS

4214841/E 08/2024

NOTES: (continued)


- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DDC0006A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:15X

4214841/E 08/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated