

## MSP430F5438A-ET ミックスド・シグナル・コントローラ

### 1 特長

- 拡張温度バージョン **-ET** はシリコン・リビジョン **H** を使用
- 低い電源電圧範囲:  
1.8V~3.6V
- 超低消費電力
  - アクティブ・モード (AM):  
すべてのシステム・クロックがアクティブ  
230 $\mu$ A/MHz (8MHz, 3.0V)、フラッシュ・プログラム実行時 (標準値)  
110 $\mu$ A/MHz (8MHz, 3.0V)、RAM プログラム実行時 (標準値)
  - スタンバイ・モード (LPM3):  
水晶振動子を内蔵するリアルタイム・クロック、ウォッチドッグ、電源スーパーバイザが動作、RAM データ完全保持、高速ウェークアップ:  
1.7 $\mu$ A (2.2V)、2.1 $\mu$ A (3.0V) (標準値)  
低消費電力発振器 (VLO)、汎用カウンタ、ウォッチドッグ、電源スーパーバイザが動作、RAM データ完全保持、高速ウェークアップ:  
1.2 $\mu$ A (3.0V) (標準値)
  - オフ・モード (LPM4):  
RAM データ完全保持、電源スーパーバイザが動作、高速ウェークアップ:  
1.2 $\mu$ A (3.0V) (標準値)
  - シャットダウン・モード (LPM4.5):  
0.1 $\mu$ A (3.0V) (標準値)
- スタンバイ・モードから 3.5 $\mu$ s (標準値) でウェークアップ
- 16 ビットの RISC アーキテクチャ
  - 拡張メモリ
  - 最大 25MHz のシステム・クロック
- フレキシブルな電源管理システム
  - プログラム可能でレギュレートされたコア電源電圧の完全に統合された LDO
  - 電源電圧の管理、監視、およびブラウンアウト
- 統合クロック・システム
  - FLL 制御ループによる周波数安定化
  - 低電力、低周波数の内部クロック・ソース (VLO)
  - 調整済みの低周波数内部基準源 (REFO)
  - 32kHz の水晶振動子
  - 最大 32MHz までの高周波水晶振動子 <sup>1</sup>
- 16 ビット・タイマ TA0: 5 個のキャプチャ / 比較レジスタを備えた Timer\_A
- 16 ビット・タイマ TA1: 3 個のキャプチャ / 比較レジスタを備えた Timer\_A
- 16 ビット・タイマ TB0: 7 個のキャプチャ / 比較シャドウ・レジスタを備えた Timer\_B
- 最大 4 つのユニバーサル・シリアル通信インターフェイス (USCI)
  - USCI\_A0、USCI\_A1、USCI\_A2、USCI\_A3 がそれぞれ次の機能をサポート
    - 自動ボーレート検出機能付きの拡張 UART
    - IrDA エンコーダおよびデコーダ
    - 同期 SPI
  - USCI\_B0、USCI\_B1、USCI\_B2、USCI\_B3 がそれぞれ次の機能をサポート
    - I<sup>2</sup>C
    - 同期 SPI
- 12 ビット A/D コンバータ (ADC)
  - 内部基準電圧
  - サンプル・アンド・ホールド
  - 自動スキャン機能
  - 14 の外部チャネル、2 つの内部チャネル
- ハードウェア乗算器で 32 ビットの演算をサポート
- シリアル・オンボード・プログラミング、外部からのプログラミング電圧は不要
- 3 チャネルの内蔵 DMA
- リアルタイム・クロック機能付き基本タイマ
- 広い動作範囲: 40°C~125°C (Q 温度)、-55°C~125°C (M 温度) (一部のパラメータは -40°C~85°C でのみ規定)
- SnAgCu (ZCA) または SnPb (GCA) ボール材料で供給

### 2 アプリケーション

- 防衛、航空宇宙、および医療アプリケーションをサポート
  - 管理されたベースライン
  - 単一のアセンブリ / テスト施設
  - 単一の製造施設
  - 拡張温度範囲 (-55°C~125°C) で使用可能
  - 長い製品ライフ・サイクル
  - 製品変更通知期間の延長
  - 製品のトレーサビリティ

<sup>1</sup> 32kHz と高周波のいずれの水晶振動子についても、85°C を超える温度での使用は保証されていません。



### 3 説明

MSP430F5438A-ET は超低消費電力のマイコンです。アーキテクチャに多様な低消費電力モードを組み合わせ、携帯型測定機器で長いバッテリー駆動時間を実現するように最適化されています。強力な 16 ビット RISC CPU、16 ビット・レジスタ、および定数ジェネレータが搭載されているため、最高水準のコード効率を実現できます。デジタル制御発振器 (DCO) により、低消費電力モードからアクティブ・モードへ 3.5 $\mu$ s (標準値) でウェークアップできます。

MSP430F5438A-ET は、3 つの 16 ビット・タイマ、高性能 12 ビット A/D コンバータ (ADC)、最大 4 つのユニバーサル・シリアル通信インターフェイス (USCI)、ハードウェア乗算器、DMA、アラーム機能付きリアルタイム・クロック (RTC) モジュール、最大 87 本の I/O ピンを搭載したマイクロコントローラです。モジュールの完全な説明については、『MSP430F5xx および MSP430F6xx ファミリー・ユーザー・ガイド』を参照してください。

このデバイスの代表的なアプリケーションとして、アナログ / デジタル・センサ・システム、デジタル・モータ制御、リモート・コントロール、サーモスタット、デジタル・タイマ、ハンドヘルド・メータが挙げられます。


#### 製品情報

部品番号 <sup>(1)</sup>	パッケージ	本体サイズ <sup>(2)</sup>
M430F5438AQZCARET	nFBGA (113)	7mm × 7mm
M430F5438AMZCARET	nFBGA (113)	7mm × 7mm
M430F5438AQGCARET	nFBGA (113)	7mm × 7mm
M430F5438AMGCARET	nFBGA (113)	7mm × 7mm
M430F5438AQZQWRET <sup>(3)</sup>	MicroStar Junior™ BGA (113)	7mm × 7mm

- (1) 最新の製品、パッケージ、および注文情報については、「メカニカル、パッケージ、および注文情報」の「付録: パッケージ・オプション」、または TI の Web サイト ([www.ti.com](http://www.ti.com)) を参照してください。
- (2) ここに記載されているサイズは概略です。許容誤差を含むパッケージの寸法については、「メカニカル、パッケージ、および注文情報」の「メカニカル・データ」を参照してください。
- (3) ZQW (MicroStar Junior BGA) パッケージのすべての注文可能な部品番号が「最終購入」のステータスに変更されました。このステータスの詳細については、製品ライフサイクルのページを参照してください。

## 4 機能ブロック図

機能ブロック図を [図 4-1](#) に示します。



Copyright © 2016, Texas Instruments Incorporated

**図 4-1. MSP430F5438-ET の機能ブロック図**

## Table of Contents

1 特長.....	1	7.26 Wakeup From Low-Power Modes and Reset.....	25
2 アプリケーション.....	1	7.27 Timer_A.....	26
3 説明.....	2	7.28 Timer_B.....	26
4 機能ブロック図.....	3	7.29 USCI (UART Mode) Recommended Operating Conditions.....	26
5 Revision History.....	4	7.30 USCI (UART Mode).....	26
6 Terminal Configuration and Functions.....	5	7.31 USCI (SPI Master Mode) Recommended Operating Conditions.....	26
6.1 Pin Diagram.....	5	7.32 USCI (SPI Master Mode).....	27
6.2 Signal Descriptions.....	5	7.33 USCI (SPI Slave Mode).....	29
7 Specifications.....	10	7.34 USCI (I <sup>2</sup> C Mode).....	31
7.1 Absolute Maximum Ratings.....	10	7.35 12-Bit ADC, Power Supply and Input Range Conditions.....	32
7.2 Recommended Operating Conditions.....	11	7.36 12-Bit ADC, Timing Parameters.....	32
7.3 Active Mode Supply Current Into V <sub>CC</sub> Excluding External Current.....	12	7.37 12-Bit ADC, Linearity Parameters Using an External Reference Voltage or AVCC as Reference Voltage.....	33
7.4 Low-Power Mode Supply Currents (Into V <sub>CC</sub> ) Excluding External Current.....	12	7.38 12-Bit ADC, Linearity Parameters Using the Internal Reference Voltage.....	33
7.5 Thermal Resistance Characteristics.....	13	7.39 12-Bit ADC, Temperature Sensor and Built-In V <sub>MID</sub> .....	34
7.6 Schmitt-Trigger Inputs – General Purpose I/O.....	13	7.40 REF, External Reference.....	34
7.7 Inputs – Ports P1 and P2.....	13	7.41 REF, Built-In Reference.....	35
7.8 Leakage Current – General Purpose I/O.....	14	7.42 Flash Memory.....	36
7.9 Outputs – General Purpose I/O (Full Drive Strength).....	14	7.43 JTAG and Spy-Bi-Wire Interface.....	36
7.10 Outputs – General Purpose I/O (Reduced Drive Strength).....	14	<b>8 Detailed Description.....</b>	<b>37</b>
7.11 Output Frequency – General Purpose I/O.....	15	8.1 CPU.....	37
7.12 Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0).....	15	8.2 Operating Modes.....	38
7.13 Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1).....	16	8.3 Interrupt Vector Addresses.....	39
7.14 Crystal Oscillator, XT1, Low-Frequency Mode.....	17	8.4 Memory Organization.....	40
7.15 Crystal Oscillator, XT1, High-Frequency Mode.....	18	8.5 Bootloader (BSL).....	41
7.16 Crystal Oscillator, XT2.....	20	8.6 JTAG Operation.....	41
7.17 Internal Very-Low-Power Low-Frequency Oscillator (VLO).....	21	8.7 Flash Memory.....	42
7.18 Internal Reference, Low-Frequency Oscillator (REFO).....	21	8.8 RAM Memory.....	42
7.19 DCO Frequency.....	21	8.9 Peripherals.....	42
7.20 PMM, Brownout Reset (BOR).....	23	8.10 Device Descriptors (TLV).....	85
7.21 PMM, Core Voltage.....	23	<b>9 Device and Documentation Support.....</b>	<b>88</b>
7.22 PMM, SVS High Side.....	23	9.1 Trademarks.....	88
7.23 PMM, SVM High Side.....	24	9.2 静電気放電に関する注意事項.....	88
7.24 PMM, SVS Low Side.....	25	9.3 サポート・リソース.....	88
7.25 PMM, SVM Low Side.....	25	9.4 用語集.....	88

## 5 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

### Changes from Revision \* (October 2019) to Revision A (February 2021)

Page

• 文書全体にわたって表、図、相互参照の採番方法を更新.....	1
• nFBGA (ZCA および GCA) パッケージに関する情報を追加。MicroStar Junior BGA (ZQW) パッケージのステータスに関する注を追加.....	1

## 6 Terminal Configuration and Functions

### 6.1 Pin Diagram

Figure 6-1 shows the pinout for the 113-pin ZCA, GCA, and ZQW packages. Only the default signal names are shown here; for all multiplexed signals, see [セクション 6.2](#).




Figure 6-1. 113-Pin ZCA, GCA or ZQW Package (Top View)

### 6.2 Signal Descriptions

Table 6-1 describes the signals.

Table 6-1. Signal Descriptions

SIGNAL NAME	NO.	I/O	DESCRIPTION
P6.4/A4	A1	I/O	General-purpose digital I/O Analog input A4 – ADC
P6.5/A5	E4	I/O	General-purpose digital I/O Analog input A5 – ADC
P6.6/A6	B1	I/O	General-purpose digital I/O Analog input A6 – ADC
P6.7/A7	C2	I/O	General-purpose digital I/O Analog input A7 – ADC
P7.4/A12	F4	I/O	General-purpose digital I/O Analog input A12 – ADC
P7.5/A13	C1	I/O	General-purpose digital I/O Analog input A13 – ADC
P7.6/A14	D2	I/O	General-purpose digital I/O Analog input A14 – ADC
P7.7/A15	G4	I/O	General-purpose digital I/O Analog input A15 – ADC

表 6-1. Signal Descriptions (continued)

SIGNAL NAME	NO.	I/O	DESCRIPTION
P5.0/A8/VREF+/VeREF+	D1	I/O	General-purpose digital I/O Analog input A8 – ADC Output of reference voltage to the ADC Input for an external reference voltage to the ADC
P5.1/A9/VREF-/VeREF-	E1	I/O	General-purpose digital I/O Analog input A9 – ADC Negative terminal for the ADC's reference voltage for both sources, the internal reference voltage, or an external applied reference voltage
AVCC	E2		Analog power supply
AVSS	F2		Analog ground supply
P7.0/XIN	F1	I/O	General-purpose digital I/O Input terminal for crystal oscillator XT1
P7.1/XOUT	G1	I/O	General-purpose digital I/O Output terminal of crystal oscillator XT1
DVSS1	G2		Digital ground supply
DVCC1	H2		Digital power supply
P1.0/TA0CLK/ACLK	H1	I/O	General-purpose digital I/O with port interrupt TA0 clock signal TACLK input ACLK output (divided by 1, 2, 4, 8, 16, or 32)
P1.1/TA0.0	H4	I/O	General-purpose digital I/O with port interrupt TA0 CCR0 capture: CCI0A input, compare: Out0 output BSL transmit output
P1.2/TA0.1	J4	I/O	General-purpose digital I/O with port interrupt TA0 CCR1 capture: CCI1A input, compare: Out1 output BSL receive input
P1.3/TA0.2	J1	I/O	General-purpose digital I/O with port interrupt TA0 CCR2 capture: CCI2A input, compare: Out2 output
P1.4/TA0.3	J2	I/O	General-purpose digital I/O with port interrupt TA0 CCR3 capture: CCI3A input compare: Out3 output
P1.5/TA0.4	K1	I/O	General-purpose digital I/O with port interrupt TA0 CCR4 capture: CCI4A input, compare: Out4 output
P1.6/SMCLK	K2	I/O	General-purpose digital I/O with port interrupt SMCLK output
P1.7	L1	I/O	General-purpose digital I/O with port interrupt
P2.0/TA1CLK/MCLK	M1	I/O	General-purpose digital I/O with port interrupt TA1 clock signal TA1CLK input MCLK output
P2.1/TA1.0	L2	I/O	General-purpose digital I/O with port interrupt TA1 CCR0 capture: CCI0A input, compare: Out0 output
P2.2/TA1.1	M2	I/O	General-purpose digital I/O with port interrupt TA1 CCR1 capture: CCI1A input, compare: Out1 output
P2.3/TA1.2	L3	I/O	General-purpose digital I/O with port interrupt TA1 CCR2 capture: CCI2A input, compare: Out2 output
P2.4/RTCCLK	M3	I/O	General-purpose digital I/O with port interrupt RTCCLK output
P2.5	L4	I/O	General-purpose digital I/O with port interrupt
P2.6/ACLK	M4	I/O	General-purpose digital I/O with port interrupt ACLK output (divided by 1, 2, 4, 8, 16, or 32)
P2.7/ADC12CLK/DMAE0	J5	I/O	General-purpose digital I/O with port interrupt Conversion clock output ADC DMA external trigger input
P3.0/UCB0STE/UCA0CLK	L5	I/O	General-purpose digital I/O Slave transmit enable – USCI_B0 SPI mode Clock signal input – USCI_A0 SPI slave mode Clock signal output – USCI_A0 SPI master mode

**表 6-1. Signal Descriptions (continued)**

SIGNAL NAME	NO.	I/O	DESCRIPTION
P3.1/UCB0SIMO/UCB0SDA	M5	I/O	General-purpose digital I/O Slave in, master out – USCI_B0 SPI mode I2C data – USCI_B0 I2C mode
P3.2/UCB0SOMI/UCB0SCL	J6	I/O	General-purpose digital I/O Slave out, master in – USCI_B0 SPI mode I2C clock – USCI_B0 I2C mode
P3.3/UCB0CLK/UCA0STE	L6	I/O	General-purpose digital I/O Clock signal input – USCI_B0 SPI slave mode Clock signal output – USCI_B0 SPI master mode Slave transmit enable – USCI_A0 SPI mode
DVSS3	M6		Digital ground supply
DVCC3	M7		Digital power supply
P3.4/UCA0TXD/UCA0SIMO	L7	I/O	General-purpose digital I/O Transmit data – USCI_A0 UART mode Slave in, master out – USCI_A0 SPI mode
P3.5/UCA0RXD/UCA0SOMI	J7	I/O	General-purpose digital I/O Receive data – USCI_A0 UART mode Slave out, master in – USCI_A0 SPI mode
P3.6/UCB1STE/UCA1CLK	M8	I/O	General-purpose digital I/O Slave transmit enable – USCI_B1 SPI mode Clock signal input – USCI_A1 SPI slave mode Clock signal output – USCI_A1 SPI master mode
P3.7/UCB1SIMO/UCB1SDA	L8	I/O	General-purpose digital I/O Slave in, master out – USCI_B1 SPI mode I2C data – USCI_B1 I2C mode
P4.0/TB0.0	J8	I/O	General-purpose digital I/O TB0 capture CCR0: CCI0A/CCI0B input, compare: Out0 output
P4.1/TB0.1	M9	I/O	General-purpose digital I/O TB0 capture CCR1: CCI1A/CCI1B input, compare: Out1 output
P4.2/TB0.2	L9	I/O	General-purpose digital I/O TB0 capture CCR2: CCI2A/CCI2B input, compare: Out2 output
P4.3/TB0.3	L10	I/O	General-purpose digital I/O TB0 capture CCR3: CCI3A/CCI3B input, compare: Out3 output
P4.4/TB0.4	M10	I/O	General-purpose digital I/O TB0 capture CCR4: CCI4A/CCI4B input, compare: Out4 output
P4.5/TB0.5	L11	I/O	General-purpose digital I/O TB0 capture CCR5: CCI5A/CCI5B input, compare: Out5 output
P4.6/TB0.6	M11	I/O	General-purpose digital I/O TB0 capture CCR6: CCI6A/CCI6B input, compare: Out6 output
P4.7/TB0CLK/SMCLK	M12	I/O	General-purpose digital I/O TB0 clock input SMCLK output
P5.4/UCB1SOMI/UCB1SCL	L12	I/O	General-purpose digital I/O Slave out, master in – USCI_B1 SPI mode I2C clock – USCI_B1 I2C mode
P5.5/UCB1CLK/UCA1STE	J9	I/O	General-purpose digital I/O Clock signal input – USCI_B1 SPI slave mode Clock signal output – USCI_B1 SPI master mode Slave transmit enable – USCI_A1 SPI mode
P5.6/UCA1TXD/UCA1SIMO	K11	I/O	General-purpose digital I/O Transmit data – USCI_A1 UART mode Slave in, master out – USCI_A1 SPI mode
P5.7/UCA1RXD/UCA1SOMI	K12	I/O	General-purpose digital I/O Receive data – USCI_A1 UART mode Slave out, master in – USCI_A1 SPI mode



**表 6-1. Signal Descriptions (continued)**

SIGNAL NAME	NO.	I/O	DESCRIPTION
P7.2/TB0OUTH/SVMOUT	J11	I/O	General-purpose digital I/O Switch all PWM outputs high impedance – Timer TB0 SVM output
P7.3/TA1.2	J12	I/O	General-purpose digital I/O TA1 CCR2 capture: CCI2B input, compare: Out2 output
P8.0/TA0.0	H9	I/O	General-purpose digital I/O TA0 CCR0 capture: CCI0B input, compare: Out0 output
P8.1/TA0.1	H11	I/O	General-purpose digital I/O TA0 CCR1 capture: CCI1B input, compare: Out1 output
P8.2/TA0.2	H12	I/O	General-purpose digital I/O TA0 CCR2 capture: CCI2B input, compare: Out2 output
P8.3/TA0.3	G9	I/O	General-purpose digital I/O TA0 CCR3 capture: CCI3B input, compare: Out3 output
P8.4/TA0.4	G11	I/O	General-purpose digital I/O TA0 CCR4 capture: CCI4B input, compare: Out4 output
VCORE <sup>(2)</sup>	G12		Regulated core power supply output (internal use only, no external current loading)
DVSS2	F12		Digital ground supply
DVCC2	E12		Digital power supply
P8.5/TA1.0	F11	I/O	General-purpose digital I/O TA1 CCR0 capture: CCI0B input, compare: Out0 output
P8.6/TA1.1	E11	I/O	General-purpose digital I/O TA1 CCR1 capture: CCI1B input, compare: Out1 output
P8.7	D12	I/O	General-purpose digital I/O
P9.0/UCB2STE/UCA2CLK	D11	I/O	General-purpose digital I/O Slave transmit enable – USCI_B2 SPI mode Clock signal input – USCI_A2 SPI slave mode Clock signal output – USCI_A2 SPI master mode
P9.1/UCB2SIMO/UCB2SDA	F9	I/O	General-purpose digital I/O Slave in, master out – USCI_B2 SPI mode I2C data – USCI_B2 I2C mode
P9.2/UCB2SOMI/UCB2SCL	C12	I/O	General-purpose digital I/O Slave out, master in – USCI_B2 SPI mode I2C clock – USCI_B2 I2C mode
P9.3/UCB2CLK/UCA2STE	E9	I/O	General-purpose digital I/O Clock signal input – USCI_B2 SPI slave mode Clock signal output – USCI_B2 SPI master mode Slave transmit enable – USCI_A2 SPI mode
P9.4/UCA2TXD/UCA2SIMO	C11	I/O	General-purpose digital I/O Transmit data – USCI_A2 UART mode Slave in, master out – USCI_A2 SPI mode
P9.5/UCA2RXD/UCA2SOMI	B12	I/O	General-purpose digital I/O Receive data – USCI_A2 UART mode Slave out, master in – USCI_A2 SPI mode
P9.6	B11	I/O	General-purpose digital I/O
P9.7	A12	I/O	General-purpose digital I/O
P10.0/UCB3STE/UCA3CLK	D9	I/O	General-purpose digital I/O Slave transmit enable – USCI_B3 SPI mode Clock signal input – USCI_A3 SPI slave mode Clock signal output – USCI_A3 SPI master mode
P10.1/UCB3SIMO/UCB3SDA	A11	I/O	General-purpose digital I/O Slave in, master out – USCI_B3 SPI mode I2C data – USCI_B3 I2C mode



**表 6-1. Signal Descriptions (continued)**

SIGNAL NAME	NO.	I/O	DESCRIPTION
P10.2/UCB3SOMI/UCB3SCL	D8	I/O	General-purpose digital I/O Slave out, master in – USCI_B3 SPI mode I2C clock – USCI_B3 I2C mode
P10.3/UCB3CLK/UCA3STE	B10	I/O	General-purpose digital I/O Clock signal input – USCI_B3 SPI slave mode Clock signal output – USCI_B3 SPI master mode Slave transmit enable – USCI_A3 SPI mode
P10.4/UCA3TXD/UCA3SIMO	A10	I/O	General-purpose digital I/O Transmit data – USCI_A3 UART mode Slave in, master out – USCI_A3 SPI mode
P10.5/UCA3RXD/UCA3SOMI	B9	I/O	General-purpose digital I/O Receive data – USCI_A3 UART mode Slave out, master in – USCI_A3 SPI mode
P10.6	A9	I/O	General-purpose digital I/O
P10.7	B8	I/O	General-purpose digital I/O
P11.0/ACLK	A8	I/O	General-purpose digital I/O ACLK output (divided by 1, 2, 4, 8, 16, or 32)
P11.1/MCLK	D7	I/O	General-purpose digital I/O MCLK output
P11.2/SMCLK	A7	I/O	General-purpose digital I/O SMCLK output
DVCC4	B7		Digital power supply
DVSS4	B6		Digital ground supply
P5.2/XT2IN	A6	I/O	General-purpose digital I/O Input terminal for crystal oscillator XT2
P5.3/XT2OUT	A5	I/O	General-purpose digital I/O Output terminal of crystal oscillator XT2
TEST/SBWTCK <sup>(3)</sup>	D6	I	Test mode pin – Selects four wire JTAG operation. Spy-Bi-Wire input clock when Spy-Bi-Wire operation activated
PJ.0/TDO <sup>(4)</sup>	B5	I/O	General-purpose digital I/O JTAG test data output port
PJ.1/TDI/TCLK <sup>(4)</sup>	A4	I/O	General-purpose digital I/O JTAG test data input or test clock input
PJ.2/TMS <sup>(4)</sup>	D5	I/O	General-purpose digital I/O JTAG test mode select
PJ.3/TCK <sup>(4)</sup>	B4	I/O	General-purpose digital I/O JTAG test clock
RST/NMI/SBWTIO <sup>(3)</sup>	A3	I/O	Reset input active low Non-maskable interrupt input Spy-Bi-Wire data input/output when Spy-Bi-Wire operation activated.
P6.0/A0	D4	I/O	General-purpose digital I/O Analog input A0 – ADC
P6.1/A1	B3	I/O	General-purpose digital I/O Analog input A1 – ADC
P6.2/A2	A2	I/O	General-purpose digital I/O Analog input A2 – ADC
P6.3/A3	B2	I/O	General-purpose digital I/O Analog input A3 – ADC
Reserved	(1)		

(1) C3, E5, E6, E7, E8, F5, F8, G5, G8, H5, H6, H7, H8 are reserved and should be connected to ground.

(2) V<sub>CORE</sub> is for internal use only. No external current loading is possible. V<sub>CORE</sub> should only be connected to the recommended capacitor value, C<sub>V<sub>CORE</sub></sub>.

(3) See セクション 8.5 and セクション 8.6 for use with BSL and JTAG functions, respectively.

(4) See セクション 6.2 for use with JTAG function.


## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

Voltage applied at $V_{CC}$ to $V_{SS}$	-0.3 V to 4.1 V
Voltage applied to any pin (excluding V <sub>CORE</sub> ) <sup>(2)</sup>	-0.3 V to $V_{CC} + 0.3$ V
Diode current at any device pin	±2 mA
Storage temperature range, $T_{stg}$ <sup>(3)</sup>	-55°C to 125°C
Maximum junction temperature, $T_J$	125°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages referenced to  $V_{SS}$ . V<sub>CORE</sub> is for internal device use only. No external DC loading or voltage should be applied.
- (3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.



- A. See data sheet for absolute maximum and minimum recommended operating conditions.
- B. Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).
- C. The predicted operating lifetime vs. junction temperature is based on reliability modeling using electromigration as the dominant failure mechanism affecting device wearout for the specific device process and design characteristics.


**7-1. Electromigration Fail Mode Derating Chart**

## 7.2 Recommended Operating Conditions

typical values are specified at  $V_{CC} = 3.3\text{ V}$  and  $T_A = 25^\circ\text{C}$  (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage during program execution and flash programming ( $AV_{CC} = DV_{CC1/2/3/4} = DV_{CC}$ ) (1) (2)	1.8		3.6	V
$V_{SS}$	Supply voltage ( $AV_{SS} = DV_{SS1/2/3/4} = DV_{SS}$ )		0		V
$T_A$	Operating free-air temperature	Q temperature	-40	125	°C
		M temperature	-55	125	
$T_J$	Operating junction temperature	Q temperature	-40	125	°C
		M temperature	-55	125	
$C_{V_{CORE}}$	Recommended capacitor at $V_{CORE}$		470		nF
$C_{DV_{CC}}/C_{V_{CORE}}$	Capacitor ratio of $DV_{CC}$ to $V_{CORE}$		10		
$f_{SYSTEM}$	Processor frequency (maximum MCLK frequency) (3) (4) (see 7-2)	PMMCOREVx = 0, $1.8\text{ V} \leq V_{CC} \leq 3.6\text{ V}$	0	8.0	MHz
		PMMCOREVx = 1, $2.0\text{ V} \leq V_{CC} \leq 3.6\text{ V}$	0	12.0	
		PMMCOREVx = 2, $2.2\text{ V} \leq V_{CC} \leq 3.6\text{ V}$	0	20.0	
		PMMCOREVx = 3, $2.4\text{ V} \leq V_{CC} \leq 3.6\text{ V}$	0	25.0	

- (1) It is recommended to power  $AV_{CC}$  and  $DV_{CC}$  from the same source. A maximum difference of 0.3 V between  $AV_{CC}$  and  $DV_{CC}$  can be tolerated during power up and operation.
- (2) The minimum supply voltage is defined by the supervisor SVS levels when it is enabled. See the [SVS threshold parameters](#) for the exact values and further details.
- (3) The MSP430 CPU is clocked directly with MCLK. Both the high and low phases of MCLK must not exceed the pulse duration of the specified maximum frequency.
- (4) Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.



NOTE: The numbers within the fields denote the supported PMMCOREVx settings.

**7-2. Frequency vs Supply Voltage**

### 7.3 Active Mode Supply Current Into $V_{CC}$ Excluding External Current

over recommended operating free-air temperature (unless otherwise noted)<sup>(1) (2) (3)</sup>

PARAMETER	EXECUTION MEMORY	$V_{CC}$	PMMCOREVx	FREQUENCY ( $f_{DCO} = f_{MCLK} = f_{SMCLK}$ )										UNIT
				1 MHz		8 MHz		12 MHz		20 MHz		25 MHz		
				TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
$I_{AM, Flash}$	Flash	3.0 V	0	0.29	0.45	2.08	2.30							mA
			1	0.32		2.08		3.10						
			2	0.33		2.24		3.50		6.37				
			3	0.35		2.36		3.70		6.75	8.90	14		
$I_{AM, RAM}$	RAM	3.0 V	0	0.17	0.30	0.90	1.10						mA	
			1	0.18		1.00		1.47						
			2	0.19		1.13		1.68		2.82				
			3	0.20		1.20		1.78		3.00	4.50	8		

(1) All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current.

(2) The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.

(3) Characterized with program executing typical data processing.

$f_{ACLK} = 32768$  Hz,  $f_{DCO} = f_{MCLK} = f_{SMCLK}$  at specified frequency.

XTS = CPUOFF = SCG0 = SCG1 = OSCOFF = SMCLKOFF = 0.

### 7.4 Low-Power Mode Supply Currents (Into $V_{CC}$ ) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1) (2)</sup>

PARAMETER	$V_{CC}$	PMMCOREVx	-55°C		-40°C		25°C		125°C		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
$I_{LPM0, 1MHz}$ Low-power mode 0 <sup>(3) (9)</sup>	2.2 V	0	69	93	69	93	69	93	85	150	$\mu A$
	3.0 V	3	73	100	73	100	73	100	90	150	
$I_{LPM2}$ Low-power mode 2 <sup>(4) (9)</sup>	2.2 V	0	11	15.5	11	15.5	11	15.5	12.5	30	$\mu A$
	3.0 V	3	11.7	17.5	11.7	17.5	11.7	17.5	12.5	34	
$I_{LPM3, XT1LF}$ Low-power mode 3, crystal mode <sup>(5) (9)</sup>	2.2 V	0	1.4		1.4		1.7		8.5		$\mu A$
		1	1.5		1.5		1.8		9.9		
		2	1.5		1.5		2.0		10.1		
	3.0 V	0	1.8		1.8		2.1	2.4	7.1	21	
		1	1.8		1.8		2.3		10.5		
		2	1.9		1.9		2.4		10.6		
$I_{LPM3, VLO}$ Low-power mode 3, VLO mode <sup>(6) (9)</sup>	3.0 V	0	1.0		1.0		1.2	1.42	7.5	32	
		1	1.0		1.0		1.3		8		
		2	1.1		1.1		1.4		8.5		
		3	1.2		1.2		1.4	1.62	8.5	32	
$I_{LPM4}$ Low-power mode 4 <sup>(7) (9)</sup>	3.0 V	0	1.1		1.1		1.2	1.35	7.5	30	
		1	1.2		1.2		1.2		8		
		2	1.3		1.3		1.3		8.5		
		3	1.3		1.3		1.3	1.52	8.5	32	
$I_{LPM4.5}$ Low-power mode 4.5 <sup>(8)</sup>	3.0 V		0.10		0.10		0.10	0.16	0.75	5	$\mu A$

(1) All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current.

(2) The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.

(3) Current for watchdog timer clocked by SMCLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVE<sub>x</sub> = 0).

- CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 0 (LPM0);  $f_{ACLK} = 32768$  Hz,  $f_{MCLK} = 0$  MHz,  $f_{SMCLK} = f_{DCO} = 1$  MHz
- (4) Current for watchdog timer and RTC clocked by ACLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVE<sub>x</sub> = 0). CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0 (LPM2);  $f_{ACLK} = 32768$  Hz,  $f_{MCLK} = 0$  MHz,  $f_{SMCLK} = f_{DCO} = 0$  MHz; DCO setting = 1 MHz operation, DCO bias generator enabled.
- (5) Current for watchdog timer and RTC clocked by ACLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVE<sub>x</sub> = 0). CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3);  $f_{ACLK} = 32768$  Hz,  $f_{MCLK} = f_{SMCLK} = f_{DCO} = 0$  MHz
- (6) Current for watchdog timer and RTC clocked by ACLK included. ACLK = VLO.
- (7) CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3);  $f_{ACLK} = f_{VLO}$ ,  $f_{MCLK} = f_{SMCLK} = f_{DCO} = 0$  MHz
- (8) CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1 (LPM4);  $f_{DCO} = f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0$  MHz
- (8) Internal regulator disabled. No data retention.
- (9) CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1, PMMREGOFF = 1 (LPM4.5);  $f_{DCO} = f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0$  MHz
- (9) Current for brownout, high side supervisor (SVSH) normal mode included. Low side supervisor and monitors disabled (SVSL, SVM<sub>L</sub>). High side monitor disabled (SVM<sub>H</sub>). RAM retention enabled.

## 7.5 Thermal Resistance Characteristics

THERMAL METRIC <sup>(1) (2)</sup>		MSP430F5438A-ET			UNIT
		ZCA	GCA	ZQW	
		113 PINS			
$\theta_{JA}$	Junction-to-ambient thermal resistance	36.2		43.6	°C/W
$\theta_{JCTop}$	Junction-to-case (top) thermal resistance	13.5		16.6	
$\theta_{JB}$	Junction-to-board thermal resistance	14.5		17.8	
$\Psi_{JT}$	Junction-to-top characterization parameter	0.3		0.3	
$\Psi_{JB}$	Junction-to-board characterization parameter	14.3		15.1	

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).
- (2) For thermal estimates of this device based on PCB copper area, see the [TI PCB Thermal Calculator](#).

## 7.6 Schmitt-Trigger Inputs – General Purpose I/O

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage	1.8 V	0.75		1.45	V
		3 V	1.45		2.15	
V <sub>IT-</sub>	Negative-going input threshold voltage	1.8 V	0.40		1.05	V
		3 V	0.70		1.7	
V <sub>hys</sub>	Input voltage hysteresis (V <sub>IT+</sub> – V <sub>IT-</sub> )	1.8 V	0.25		0.9	V
		3 V	0.35		1.05	
R <sub>Pull</sub>	Pullup or pulldown resistor <sup>(2)</sup>	For pullup: V <sub>IN</sub> = V <sub>SS</sub> For pulldown: V <sub>IN</sub> = V <sub>CC</sub>	21	35	51	kΩ
C <sub>I</sub>	Input capacitance	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub>		5		pF

- (1) Same parametrics apply to clock input pin when crystal bypass mode is used on XT1 (XIN) or XT2 (XT2IN).
- (2) Also applies to the RST pin when the pullup or pulldown resistor is enabled.

## 7.7 Inputs – Ports P1 and P2

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
t <sub>(int)</sub>	External interrupt timing <sup>(2)</sup>	Port P1, P2: P1.x to P2.x, External trigger pulse duration to set interrupt flag	2.2 V, 3 V	20		ns

- (1) Some devices may contain additional ports with interrupts. See the block diagram and terminal function descriptions.
- (2) An external signal sets the interrupt flag every time the minimum interrupt pulse duration t<sub>(int)</sub> is met. It may be set by trigger signals shorter than t<sub>(int)</sub>.

## 7.8 Leakage Current – General Purpose I/O

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	MAX	UNIT
I <sub>lkg(Px,y)</sub>	High-impedance leakage current	(1) (2)	1.8 V, 3 V		±50	nA

- (1) The leakage current is measured with V<sub>SS</sub> or V<sub>CC</sub> applied to the corresponding pin, unless otherwise noted.
- (2) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.

## 7.9 Outputs – General Purpose I/O (Full Drive Strength)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>(OHmax)</sub> = -3 mA <sup>(1)</sup>	1.8 V	V <sub>CC</sub> - 0.35	V <sub>CC</sub>	V
		I <sub>(OHmax)</sub> = -10 mA <sup>(2)</sup>		V <sub>CC</sub> - 0.70	V <sub>CC</sub>	
		I <sub>(OHmax)</sub> = -5 mA <sup>(1)</sup>	3 V	V <sub>CC</sub> - 0.35	V <sub>CC</sub>	
		I <sub>(OHmax)</sub> = -15 mA <sup>(2)</sup>		V <sub>CC</sub> - 0.70	V <sub>CC</sub>	
V <sub>OL</sub>	Low-level output voltage	I <sub>(OLmax)</sub> = 3 mA <sup>(1)</sup>	1.8 V	V <sub>SS</sub>	V <sub>SS</sub> + 0.35	V
		I <sub>(OLmax)</sub> = 10 mA <sup>(2)</sup>		V <sub>SS</sub>	V <sub>SS</sub> + 0.70	
		I <sub>(OLmax)</sub> = 5 mA <sup>(1)</sup>	3 V	V <sub>SS</sub>	V <sub>SS</sub> + 0.35	
		I <sub>(OLmax)</sub> = 15 mA <sup>(2)</sup>		V <sub>SS</sub>	V <sub>SS</sub> + 0.70	

- (1) The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.
- (2) The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined should not exceed ±100 mA to hold the maximum voltage drop specified.

## 7.10 Outputs – General Purpose I/O (Reduced Drive Strength)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(3)</sup>

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>(OHmax)</sub> = -1 mA <sup>(1)</sup>	1.8 V	V <sub>CC</sub> - 0.35	V <sub>CC</sub>	V
		I <sub>(OHmax)</sub> = -3 mA <sup>(2)</sup>		V <sub>CC</sub> - 0.70	V <sub>CC</sub>	
		I <sub>(OHmax)</sub> = -2 mA <sup>(1)</sup>	3.0 V	V <sub>CC</sub> - 0.35	V <sub>CC</sub>	
		I <sub>(OHmax)</sub> = -6 mA <sup>(2)</sup>		V <sub>CC</sub> - 0.70	V <sub>CC</sub>	
V <sub>OL</sub>	Low-level output voltage	I <sub>(OLmax)</sub> = 1 mA <sup>(1)</sup>	1.8 V	V <sub>SS</sub>	V <sub>SS</sub> + 0.35	V
		I <sub>(OLmax)</sub> = 3 mA <sup>(2)</sup>		V <sub>SS</sub>	V <sub>SS</sub> + 0.70	
		I <sub>(OLmax)</sub> = 2 mA <sup>(1)</sup>	3.0 V	V <sub>SS</sub>	V <sub>SS</sub> + 0.35	
		I <sub>(OLmax)</sub> = 6 mA <sup>(2)</sup>		V <sub>SS</sub>	V <sub>SS</sub> + 0.70	

- (1) The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.
- (2) The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined, should not exceed ±100 mA to hold the maximum voltage drop specified.
- (3) Selecting reduced drive strength may reduce EMI.

### 7.11 Output Frequency – General Purpose I/O


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
f <sub>Px.y</sub>	Port output frequency (with load)	P1.6/SMCLK (1) (2)	V <sub>CC</sub> = 1.8 V, PMMCOREV <sub>x</sub> = 0	16	MHz
			V <sub>CC</sub> = 3 V, PMMCOREV <sub>x</sub> = 3	25	
f <sub>Port_CLK</sub>	Clock output frequency	P1.0/TA0CLK/ACLK P1.6/SMCLK P2.0/TA1CLK/MCLK C <sub>L</sub> = 20 pF(2)	V <sub>CC</sub> = 1.8 V, PMMCOREV <sub>x</sub> = 0	16	MHz
			V <sub>CC</sub> = 3 V, PMMCOREV <sub>x</sub> = 3	25	

- (1) A resistive divider with 2 × R1 between V<sub>CC</sub> and V<sub>SS</sub> is used as load. The output is connected to the center tap of the divider. For full drive strength, R1 = 550 Ω. For reduced drive strength, R1 = 1.6 kΩ. C<sub>L</sub> = 20 pF is connected to the output to V<sub>SS</sub>.
- (2) The output voltage reaches at least 10% and 90% V<sub>CC</sub> at the specified toggle frequency.

### 7.12 Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0)



over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)







### 7.12 Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0) (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)





### 7.13 Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)



### 7.13 Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1) (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)



### 7.14 Crystal Oscillator, XT1, Low-Frequency Mode

over recommended ranges of supply voltage and  $T_J = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)<sup>(1) (2)</sup>

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
$\Delta I_{DVCC,LF}$	Differential XT1 oscillator crystal current consumption from lowest drive setting, LF mode	3.0 V		0.075		$\mu\text{A}$
				0.170		
				0.290		
$f_{XT1,LF0}$	XT1 oscillator crystal frequency, LF mode			32768		Hz
$f_{XT1,LF,SW}$	XT1 oscillator logic-level square-wave input frequency, LF mode		10	32.768	50	kHz
$OA_{LF}$	Oscillation allowance for LF crystals <sup>(5)</sup>			210		k $\Omega$
				300		
$C_{L,eff}$	Integrated effective load capacitance, LF mode <sup>(6)</sup>			2		pF
				5.5		
				8.5		
				12.0		
	Duty cycle, LF mode		30		70	%

## 7.14 Crystal Oscillator, XT1, Low-Frequency Mode (continued)

over recommended ranges of supply voltage and  $T_J = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  (unless otherwise noted)<sup>(1) (2)</sup>

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
f <sub>Fault,LF</sub>	Oscillator fault frequency, LF mode (8)	XTS = 0 (9)		10		10000	Hz
t <sub>START,LF</sub>	Startup time, LF mode	f <sub>OSC</sub> = 32768 Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 0, T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 6 pF	3.0 V		1000		ms
		f <sub>OSC</sub> = 32768 Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 3, T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 12 pF			500		

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
  - Keep the trace between the device and the crystal as short as possible.
  - Design a good ground plane around the oscillator pins.
  - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
  - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
  - Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
  - If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) Use of crystal oscillator is not ensured above 85°C. It is recommended that an external digital clock source or other internally generated clock source.
- (3) When XT1BYPASS is set, XT1 circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this data sheet.
- (4) Maximum frequency of operation of the entire device cannot be exceeded.
- (5) Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the XT1DRIVE<sub>x</sub> settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:
  - For XT1DRIVE<sub>x</sub> = 0, C<sub>L,eff</sub> ≤ 6 pF.
  - For XT1DRIVE<sub>x</sub> = 1, 6 pF ≤ C<sub>L,eff</sub> ≤ 9 pF.
  - For XT1DRIVE<sub>x</sub> = 2, 6 pF ≤ C<sub>L,eff</sub> ≤ 10 pF.
  - For XT1DRIVE<sub>x</sub> = 3, C<sub>L,eff</sub> ≥ 6 pF.
- (6) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (7) Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- (8) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (9) Measured with logic-level input frequency but also applies to operation with crystals.

## 7.15 Crystal Oscillator, XT1, High-Frequency Mode

over recommended ranges of supply voltage and  $T_J = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  (unless otherwise noted)<sup>(1) (2)</sup>

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
I <sub>DVCC,HF</sub>	XT1 oscillator crystal current, HF mode	f <sub>OSC</sub> = 4 MHz, XTS = 1, XOSCOFF = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 0, T <sub>A</sub> = 25°C	3.0 V		200		μA
		f <sub>OSC</sub> = 12 MHz, XTS = 1, XOSCOFF = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 1, T <sub>A</sub> = 25°C			260		
		f <sub>OSC</sub> = 20 MHz, XTS = 1, XOSCOFF = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 2, T <sub>A</sub> = 25°C			325		
		f <sub>OSC</sub> = 32 MHz, XTS = 1, XOSCOFF = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 3, T <sub>A</sub> = 25°C			450		

## 7.15 Crystal Oscillator, XT1, High-Frequency Mode (continued)

over recommended ranges of supply voltage and  $T_J = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  (unless otherwise noted)<sup>(1) (2)</sup>

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
f <sub>XT1,HF0</sub>	XT1 oscillator crystal frequency, HF mode 0	XTS = 1, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 0 <sup>(3)</sup>		4		8	MHz
f <sub>XT1,HF1</sub>	XT1 oscillator crystal frequency, HF mode 1	XTS = 1, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 1 <sup>(3)</sup>		8		16	MHz
f <sub>XT1,HF2</sub>	XT1 oscillator crystal frequency, HF mode 2	XTS = 1, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 2 <sup>(3)</sup>		16		24	MHz
f <sub>XT1,HF3</sub>	XT1 oscillator crystal frequency, HF mode 3	XTS = 1, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 3 <sup>(3)</sup>		24		32	MHz
f <sub>XT1,HF,SW</sub>	XT1 oscillator logic-level square-wave input frequency, HF mode, bypass mode	XTS = 1, XT1BYPASS = 1 <sup>(3) (4)</sup>		0.7		32	MHz
O <sub>AHF</sub>	Oscillation allowance for HF crystals <sup>(5)</sup>	XTS = 1, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 0, f <sub>XT1,HF</sub> = 6 MHz, C <sub>L,eff</sub> = 15 pF			450		Ω
		XTS = 1, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 1, f <sub>XT1,HF</sub> = 12 MHz, C <sub>L,eff</sub> = 15 pF			320		
		XTS = 1, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 2, f <sub>XT1,HF</sub> = 20 MHz, C <sub>L,eff</sub> = 15 pF			200		
		XTS = 1, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 3, f <sub>XT1,HF</sub> = 32 MHz, C <sub>L,eff</sub> = 15 pF			200		
t <sub>START,HF</sub>	Startup time, HF mode	f <sub>OSC</sub> = 6 MHz, XTS = 1, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 0, T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 15 pF	3.0 V		0.5		ms
		f <sub>OSC</sub> = 20 MHz, XTS = 1, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 2, T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 15 pF				0.3	
C <sub>L,eff</sub>	Integrated effective load capacitance, HF mode <sup>(6) (7)</sup>	XTS = 1			1		pF
	Duty cycle, HF mode	XTS = 1, Measured at ACLK, f <sub>XT1,HF2</sub> = 20 MHz		40	50	60	%
f <sub>Fault,HF</sub>	Oscillator fault frequency, HF mode <sup>(8)</sup>	XTS = 1 <sup>(9)</sup>		30		300	kHz

- (1) To improve EMI on the XT1 oscillator the following guidelines should be observed.
  - Keep the traces between the device and the crystal as short as possible.
  - Design a good ground plane around the oscillator pins.
  - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
  - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
  - Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
  - If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) Use of crystal oscillator is not ensured above 85°C. It is recommended that an external digital clock source or other internally generated clock source.
- (3) This represents the maximum frequency that can be input to the device externally. Maximum frequency achievable on the device operation is based on the frequencies present on ACLK, MCLK, and SMCLK cannot be exceed for a given range of operation.
- (4) When XT1BYPASS is set, XT1 circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this data sheet.
- (5) Oscillation allowance is based on a safety factor of 5 for recommended crystals.
- (6) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (7) Requires external capacitors at both terminals. Values are specified by crystal manufacturers. In general, an effective load capacitance of up to 18 pF can be supported.
- (8) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.

(9) Measured with logic-level input frequency but also applies to operation with crystals.

## 7.16 Crystal Oscillator, XT2

over recommended ranges of supply voltage and  $T_J = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  (unless otherwise noted)<sup>(1) (2) (3)</sup>

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
I <sub>DVCC,XT2</sub>	XT2 oscillator crystal current consumption	f <sub>OSC</sub> = 4 MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVE <sub>x</sub> = 0, T <sub>A</sub> = 25°C	3.0 V		200		μA
		f <sub>OSC</sub> = 12 MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVE <sub>x</sub> = 1, T <sub>A</sub> = 25°C			260		
		f <sub>OSC</sub> = 20 MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVE <sub>x</sub> = 2, T <sub>A</sub> = 25°C			325		
		f <sub>OSC</sub> = 32 MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVE <sub>x</sub> = 3, T <sub>A</sub> = 25°C			450		
f <sub>XT2,HF0</sub>	XT2 oscillator crystal frequency, mode 0	XT2DRIVE <sub>x</sub> = 0, XT2BYPASS = 0 <sup>(4)</sup>		4		8	MHz
f <sub>XT2,HF1</sub>	XT2 oscillator crystal frequency, mode 1	XT2DRIVE <sub>x</sub> = 1, XT2BYPASS = 0 <sup>(4)</sup>		8		16	MHz
f <sub>XT2,HF2</sub>	XT2 oscillator crystal frequency, mode 2	XT2DRIVE <sub>x</sub> = 2, XT2BYPASS = 0 <sup>(4)</sup>		16		24	MHz
f <sub>XT2,HF3</sub>	XT2 oscillator crystal frequency, mode 3	XT2DRIVE <sub>x</sub> = 3, XT2BYPASS = 0 <sup>(4)</sup>		24		32	MHz
f <sub>XT2,HF,SW</sub>	XT2 oscillator logic-level square-wave input frequency, bypass mode	XT2BYPASS = 1 <sup>(4) (5)</sup>		0.7		32	MHz
O <sub>AHF</sub>	Oscillation allowance for HF crystals <sup>(6)</sup>	XT2DRIVE <sub>x</sub> = 0, XT2BYPASS = 0, f <sub>XT2,HF0</sub> = 6 MHz, C <sub>L,eff</sub> = 15 pF			450		Ω
		XT2DRIVE <sub>x</sub> = 1, XT2BYPASS = 0, f <sub>XT2,HF1</sub> = 12 MHz, C <sub>L,eff</sub> = 15 pF			320		
		XT2DRIVE <sub>x</sub> = 2, XT2BYPASS = 0, f <sub>XT2,HF2</sub> = 20 MHz, C <sub>L,eff</sub> = 15 pF			200		
		XT2DRIVE <sub>x</sub> = 3, XT2BYPASS = 0, f <sub>XT2,HF3</sub> = 32 MHz, C <sub>L,eff</sub> = 15 pF			200		
t <sub>START,HF</sub>	Startup time	f <sub>OSC</sub> = 6 MHz XT2BYPASS = 0, XT2DRIVE <sub>x</sub> = 0, T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 15 pF	3.0 V		0.5		ms
		f <sub>OSC</sub> = 20 MHz XT2BYPASS = 0, XT2DRIVE <sub>x</sub> = 2, T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 15 pF			0.3		
C <sub>L,eff</sub>	Integrated effective load capacitance, HF mode <sup>(2) (7)</sup>				1		pF
	Duty cycle	Measured at ACLK, f <sub>XT2,HF2</sub> = 20 MHz		40	50	60	%
f <sub>Fault,HF</sub>	Oscillator fault frequency <sup>(8)</sup>	XT2BYPASS = 1 <sup>(9)</sup>		30		300	kHz

- (1) Use of crystal oscillator is not ensured above 85°C. It is recommended that an external digital clock source or other internally generated clock source.
- (2) Requires external capacitors at both terminals. Values are specified by crystal manufacturers. In general, an effective load capacitance of up to 18 pF can be supported.
- (3) To improve EMI on the XT2 oscillator the following guidelines should be observed.
- Keep the traces between the device and the crystal as short as possible.
  - Design a good ground plane around the oscillator pins.
  - Prevent crosstalk from other clock or data lines into oscillator pins XT2IN and XT2OUT.
  - Avoid running PCB traces underneath or adjacent to the XT2IN and XT2OUT pins.
  - Use assembly materials and praxis to avoid any parasitic load on the oscillator XT2IN and XT2OUT pins.
  - If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.

- (4) This represents the maximum frequency that can be input to the device externally. Maximum frequency achievable on the device operation is based on the frequencies present on ACLK, MCLK, and SMCLK cannot be exceed for a given range of operation.
- (5) When XT2BYPASS is set, the XT2 circuit is automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this data sheet.
- (6) Oscillation allowance is based on a safety factor of 5 for recommended crystals.
- (7) Includes parasitic bond and package capacitance (approximately 2 pF per pin).  
Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (8) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (9) Measured with logic-level input frequency but also applies to operation with crystals.

## 7.17 Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
f <sub>VLO</sub>	VLO frequency	Measured at ACLK	1.8 V to 3.6 V	5	9.4	14	kHz
df <sub>VLO</sub> /dT	VLO frequency temperature drift	Measured at ACLK <sup>(1)</sup>	1.8 V to 3.6 V		0.5		%/°C
df <sub>VLO</sub> /dV <sub>CC</sub>	VLO frequency supply voltage drift	Measured at ACLK <sup>(2)</sup>	1.8 V to 3.6 V		4		%/V
	Duty cycle	Measured at ACLK	1.8 V to 3.6 V	40	50	60	%

- (1) Calculated using the box method:  
Q temperature: (MAX(-40 to 125°C) – MIN(-40 to 125°C)) / MIN(-40 to 125°C) / (125°C – (-40°C))  
M temperature: (MAX(-55 to 125°C) – MIN(-55 to 125°C)) / MIN(-55 to 125°C) / (125°C – (-55°C))
- (2) Calculated using the box method: (MAX(1.8 to 3.6 V) – MIN(1.8 to 3.6 V)) / MIN(1.8 to 3.6 V) / (3.6 V – 1.8 V)

## 7.18 Internal Reference, Low-Frequency Oscillator (REFO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
I <sub>REFO</sub>	REFO oscillator current consumption	T <sub>A</sub> = 25°C	1.8 V to 3.6 V		3		µA
f <sub>REFO</sub>	REFO frequency calibrated	Measured at ACLK	1.8 V to 3.6 V		32768		Hz
	REFO absolute tolerance calibrated	Full temperature range T <sub>A</sub> = 25°C	1.8 V to 3.6 V 3 V		±3.5 ±1.5		%
df <sub>REFO</sub> /dT	REFO frequency temperature drift	Measured at ACLK <sup>(1)</sup>	1.8 V to 3.6 V		0.01		%/°C
df <sub>REFO</sub> /dV <sub>CC</sub>	REFO frequency supply voltage drift	Measured at ACLK <sup>(2)</sup>	1.8 V to 3.6 V		1.0		%/V
	Duty cycle	Measured at ACLK	1.8 V to 3.6 V	40	50	60	%
t <sub>START</sub>	REFO startup time	40%/60% duty cycle	1.8 V to 3.6 V		25		µs

- (1) Calculated using the box method:  
Q temperature: (MAX(-40 to 125°C) – MIN(-40 to 125°C)) / MIN(-40 to 125°C) / (125°C – (-40°C))  
M temperature: (MAX(-55 to 125°C) – MIN(-55 to 125°C)) / MIN(-55 to 125°C) / (125°C – (-55°C))
- (2) Calculated using the box method: (MAX(1.8 to 3.6 V) – MIN(1.8 to 3.6 V)) / MIN(1.8 to 3.6 V) / (3.6 V – 1.8 V)

## 7.19 DCO Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>DCO(0,0)</sub>	DCO frequency (0, 0) <sup>(1)</sup>	DCORSELx = 0, DCOx = 0, MODx = 0	0.065		0.25	MHz
f <sub>DCO(0,31)</sub>	DCO frequency (0, 31) <sup>(1)</sup>	DCORSELx = 0, DCOx = 31, MODx = 0	0.65		1.75	MHz
f <sub>DCO(1,0)</sub>	DCO frequency (1, 0) <sup>(1)</sup>	DCORSELx = 1, DCOx = 0, MODx = 0	0.10		0.41	MHz
f <sub>DCO(1,31)</sub>	DCO frequency (1, 31) <sup>(1)</sup>	DCORSELx = 1, DCOx = 31, MODx = 0	1.42		3.5	MHz
f <sub>DCO(2,0)</sub>	DCO frequency (2, 0) <sup>(1)</sup>	DCORSELx = 2, DCOx = 0, MODx = 0	0.27		0.8	MHz
f <sub>DCO(2,31)</sub>	DCO frequency (2, 31) <sup>(1)</sup>	DCORSELx = 2, DCOx = 31, MODx = 0	3.12		7.43	MHz
f <sub>DCO(3,0)</sub>	DCO frequency (3, 0) <sup>(1)</sup>	DCORSELx = 3, DCOx = 0, MODx = 0	0.59		1.56	MHz
f <sub>DCO(3,31)</sub>	DCO frequency (3, 31) <sup>(1)</sup>	DCORSELx = 3, DCOx = 31, MODx = 0	6.02		14.05	MHz
f <sub>DCO(4,0)</sub>	DCO frequency (4, 0) <sup>(1)</sup>	DCORSELx = 4, DCOx = 0, MODx = 0	1.25		3.25	MHz
f <sub>DCO(4,31)</sub>	DCO frequency (4, 31) <sup>(1)</sup>	DCORSELx = 4, DCOx = 31, MODx = 0	12.25		28.25	MHz

## 7.19 DCO Frequency (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$f_{\text{DCO}(5,0)}$	DCO frequency (5, 0) <sup>(1)</sup>	2.45		6.05	MHz	
$f_{\text{DCO}(5,31)}$	DCO frequency (5, 31) <sup>(1)</sup>	23.65		54.15	MHz	
$f_{\text{DCO}(6,0)}$	DCO frequency (6, 0) <sup>(1)</sup>	4.55		10.75	MHz	
$f_{\text{DCO}(6,31)}$	DCO frequency (6, 31) <sup>(1)</sup>	38.95		88.05	MHz	
$f_{\text{DCO}(7,0)}$	DCO frequency (7, 0) <sup>(1)</sup>	8.45		19.65	MHz	
$f_{\text{DCO}(7,31)}$	DCO frequency (7, 31) <sup>(1)</sup>	59.95		135.05	MHz	
$S_{\text{DCORSEL}}$	Frequency step between range DCORSEL and DCORSEL + 1	$S_{\text{RSEL}} = f_{\text{DCO}(\text{DCORSEL}+1, \text{DCO})} / f_{\text{DCO}(\text{DCORSEL}, \text{DCO})}$		1.2	2.3	ratio
$S_{\text{DCO}}$	Frequency step between tap DCO and DCO + 1	$S_{\text{DCO}} = f_{\text{DCO}(\text{DCORSEL}, \text{DCO}+1)} / f_{\text{DCO}(\text{DCORSEL}, \text{DCO})}$		1.02	1.12	ratio
	Duty cycle	40	50	60	%	
$df_{\text{DCO}}/dT$	DCO frequency temperature drift <sup>(2)</sup>	$f_{\text{DCO}} = 1 \text{ MHz}$		0.1	%/°C	
$df_{\text{DCO}}/dV_{\text{CC}}$	DCO frequency voltage drift <sup>(3)</sup>	$f_{\text{DCO}} = 1 \text{ MHz}$		1.9	%/V	

- When selecting the proper DCO frequency range (DCORSELx), the target DCO frequency,  $f_{\text{DCO}}$ , should be set to reside within the range of  $f_{\text{DCO}(n,0),\text{MAX}} \leq f_{\text{DCO}} \leq f_{\text{DCO}(n,31),\text{MIN}}$ , where  $f_{\text{DCO}(n,0),\text{MAX}}$  represents the maximum frequency specified for the DCO frequency, range n, tap 0 (DCOx = 0) and  $f_{\text{DCO}(n,31),\text{MIN}}$  represents the minimum frequency specified for the DCO frequency, range n, tap 31 (DCOx = 31). This ensures that the target DCO frequency resides within the range selected. It should also be noted that if the actual  $f_{\text{DCO}}$  frequency for the selected range causes the FLL or the application to select tap 0 or 31, the DCO fault flag is set to report that the selected range is at its minimum or maximum tap setting.
- Calculated using the box method:  
Q temperature:  $(\text{MAX}(-40 \text{ to } 125^\circ\text{C}) - \text{MIN}(-40 \text{ to } 125^\circ\text{C})) / \text{MIN}(-40 \text{ to } 125^\circ\text{C}) / (125^\circ\text{C} - (-40^\circ\text{C}))$   
M temperature:  $(\text{MAX}(-55 \text{ to } 125^\circ\text{C}) - \text{MIN}(-55 \text{ to } 125^\circ\text{C})) / \text{MIN}(-55 \text{ to } 125^\circ\text{C}) / (125^\circ\text{C} - (-55^\circ\text{C}))$
- Calculated using the box method:  $(\text{MAX}(1.8 \text{ to } 3.6 \text{ V}) - \text{MIN}(1.8 \text{ to } 3.6 \text{ V})) / \text{MIN}(1.8 \text{ to } 3.6 \text{ V}) / (3.6 \text{ V} - 1.8 \text{ V})$



7-11. Typical DCO Frequency



## 7.20 PMM, Brownout Reset (BOR)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V(DV <sub>CC</sub> _BOR_IT-)	BOR <sub>H</sub> on voltage, DV <sub>CC</sub> falling level	dDV <sub>CC</sub> /dt  < 3 V/s			1.47	V
V(DV <sub>CC</sub> _BOR_IT+)	BOR <sub>H</sub> off voltage, DV <sub>CC</sub> rising level	dDV <sub>CC</sub> /dt  < 3 V/s	0.78	1.30	1.52	V
V(DV <sub>CC</sub> _BOR_hys)	BOR <sub>H</sub> hysteresis		58		275	mV
t <sub>RESET</sub>	Pulse duration required at RST/NMI pin to accept a reset		2			μs

## 7.21 PMM, Core Voltage

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>CORE3</sub> (AM)	Core voltage, active mode, PMMCOREV = 3	2.4 V ≤ DV <sub>CC</sub> ≤ 3.6 V		1.90		V
V <sub>CORE2</sub> (AM)	Core voltage, active mode, PMMCOREV = 2	2.2 V ≤ DV <sub>CC</sub> ≤ 3.6 V		1.80		V
V <sub>CORE1</sub> (AM)	Core voltage, active mode, PMMCOREV = 1	2.0 V ≤ DV <sub>CC</sub> ≤ 3.6 V		1.60		V
V <sub>CORE0</sub> (AM)	Core voltage, active mode, PMMCOREV = 0	1.8 V ≤ DV <sub>CC</sub> ≤ 3.6 V		1.40		V
V <sub>CORE3</sub> (LPM)	Core voltage, low-current mode, PMMCOREV = 3	2.4 V ≤ DV <sub>CC</sub> ≤ 3.6 V		1.94		V
V <sub>CORE2</sub> (LPM)	Core voltage, low-current mode, PMMCOREV = 2	2.2 V ≤ DV <sub>CC</sub> ≤ 3.6 V		1.84		V
V <sub>CORE1</sub> (LPM)	Core voltage, low-current mode, PMMCOREV = 1	2.0 V ≤ DV <sub>CC</sub> ≤ 3.6 V		1.64		V
V <sub>CORE0</sub> (LPM)	Core voltage, low-current mode, PMMCOREV = 0	1.8 V ≤ DV <sub>CC</sub> ≤ 3.6 V		1.44		V

## 7.22 PMM, SVS High Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>(SVSH)</sub>	SVS current consumption	SVSHE = 0, DV <sub>CC</sub> = 3.6 V		0		nA
		SVSHE = 1, DV <sub>CC</sub> = 3.6 V, SVSHFP = 0		200		nA
		SVSHE = 1, DV <sub>CC</sub> = 3.6 V, SVSHFP = 1		1.5		μA
V <sub>(SVSH_IT-)</sub>	SVS <sub>H</sub> on voltage level <sup>(1)</sup>	SVSHE = 1, SVSHRVL = 0	1.55	1.68	1.8	V
		SVSHE = 1, SVSHRVL = 1	1.77	1.88	2	
		SVSHE = 1, SVSHRVL = 2	1.96	2.08	2.23	
		SVSHE = 1, SVSHRVL = 3	2.07	2.18	2.33	
V <sub>(SVSH_IT+)</sub>	SVS <sub>H</sub> off voltage level <sup>(1)</sup>	SVSHE = 1, SVSMHRRRL = 0	1.60	1.74	1.87	V
		SVSHE = 1, SVSMHRRRL = 1	1.86	1.94	2.09	
		SVSHE = 1, SVSMHRRRL = 2	2.05	2.14	2.3	
		SVSHE = 1, SVSMHRRRL = 3	2.18	2.30	2.44	
		SVSHE = 1, SVSMHRRRL = 4	2.30	2.40	2.57	
		SVSHE = 1, SVSMHRRRL = 5	2.50	2.70	2.9	
		SVSHE = 1, SVSMHRRRL = 6	2.85	3.10	3.25	
		SVSHE = 1, SVSMHRRRL = 7	2.85	3.10	3.25	

## 7.22 PMM, SVS High Side (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{pd(SVSH)}$	SVS <sub>H</sub> propagation delay	SVSHE = 1, $dV_{DVCC}/dt = 10 \text{ mV}/\mu\text{s}$ , SVSHFP = 1		2.5		$\mu\text{s}$
		SVSHE = 1, $dV_{DVCC}/dt = 1 \text{ mV}/\mu\text{s}$ , SVSHFP = 0		20		
$t_{(SVSH)}$	SVS <sub>H</sub> on or off delay time	SVSHE = 0 → 1, SVSHFP = 1		12.5		$\mu\text{s}$
		SVSHE = 0 → 1, SVSHFP = 0		100		
$dV_{DVCC}/dt$	DV <sub>CC</sub> rise time		0		1000	V/s

- (1) The SVS<sub>H</sub> settings available depend on the VCORE (PMMCOREVx) setting. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430F5xx and MSP430F6xx Family User's Guide* on recommended settings and use.

## 7.23 PMM, SVM High Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{(SVMH)}$	SVM <sub>H</sub> current consumption	SVMHE = 0, DV <sub>CC</sub> = 3.6 V		0		nA
		SVMHE = 1, DV <sub>CC</sub> = 3.6 V, SVMHFP = 0		200		nA
		SVMHE = 1, DV <sub>CC</sub> = 3.6 V, SVMHFP = 1		1.5		$\mu\text{A}$
$V_{(SVMH)}$	SVM <sub>H</sub> on or off voltage level <sup>(1)</sup>	SVMHE = 1, SVSMHRRRL = 0	1.61	1.74	1.87	V
		SVMHE = 1, SVSMHRRRL = 1	1.86	1.94	2.09	
		SVMHE = 1, SVSMHRRRL = 2	2.05	2.14	2.30	
		SVMHE = 1, SVSMHRRRL = 3	2.18	2.30	2.44	
		SVMHE = 1, SVSMHRRRL = 4	2.30	2.40	2.58	
		SVMHE = 1, SVSMHRRRL = 5	2.50	2.70	2.93	
		SVMHE = 1, SVSMHRRRL = 6	2.85	3.10	3.25	
		SVMHE = 1, SVSMHRRRL = 7	2.85	3.10	3.25	
$t_{pd(SVMH)}$	SVM <sub>H</sub> propagation delay	SVMHE = 1, $dV_{DVCC}/dt = 10 \text{ mV}/\mu\text{s}$ , SVMHFP = 1		2.5		$\mu\text{s}$
		SVMHE = 1, $dV_{DVCC}/dt = 1 \text{ mV}/\mu\text{s}$ , SVMHFP = 0		20		
$t_{(SVMH)}$	SVM <sub>H</sub> on or off delay time	SVMHE = 0 → 1, SVMHFP = 1		12.5		$\mu\text{s}$
		SVMHE = 0 → 1, SVMHFP = 0		100		

- (1) The SVM<sub>H</sub> settings available depend on the VCORE (PMMCOREVx) setting. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx and MSP430x6xx Family User's Guide* on recommended settings and use.

## 7.24 PMM, SVS Low Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{(SVSL)}$	SVS <sub>L</sub> current consumption	SVSLE = 0, PMMCOREV = 2		0		nA
		SVSLE = 1, PMMCOREV = 2, SVSLFP = 0		200		nA
		SVSLE = 1, PMMCOREV = 2, SVSLFP = 1		1.5		μA
$t_{pd(SVSL)}$	SVS <sub>L</sub> propagation delay	SVSLE = 1, $dV_{CORE}/dt = 10 \text{ mV}/\mu\text{s}$ , SVSLFP = 1		2.5		μs
		SVSLE = 1, $dV_{CORE}/dt = 1 \text{ mV}/\mu\text{s}$ , SVSLFP = 0		20		
$t_{(SVSL)}$	SVS <sub>L</sub> on or off delay time	SVSLE = 0 → 1, $dV_{CORE}/dt = 10 \text{ mV}/\mu\text{s}$ , SVSLFP = 1		12.5		μs
		SVSLE = 0 → 1, $dV_{CORE}/dt = 1 \text{ mV}/\mu\text{s}$ , SVSLFP = 0		100		

## 7.25 PMM, SVM Low Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{(SVML)}$	SVM <sub>L</sub> current consumption	SVMLE = 0, PMMCOREV = 2		0		nA
		SVMLE = 1, PMMCOREV = 2, SVMLFP = 0		200		nA
		SVMLE = 1, PMMCOREV = 2, SVMLFP = 1		1.5		μA
$t_{pd(SVML)}$	SVM <sub>L</sub> propagation delay	SVMLE = 1, $dV_{CORE}/dt = 10 \text{ mV}/\mu\text{s}$ , SVMLFP = 1		2.5		μs
		SVMLE = 1, $dV_{CORE}/dt = 1 \text{ mV}/\mu\text{s}$ , SVMLFP = 0		20		
$t_{(SVML)}$	SVM <sub>L</sub> on or off delay time	SVMLE = 0 → 1, $dV_{CORE}/dt = 10 \text{ mV}/\mu\text{s}$ , SVMLFP = 1		12.5		μs
		SVMLE = 0 → 1, $dV_{CORE}/dt = 1 \text{ mV}/\mu\text{s}$ , SVMLFP = 0		100		

## 7.26 Wakeup From Low-Power Modes and Reset

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{\text{WAKE-UP-FAST}}$	Wake-up time from LPM2, LPM3, or LPM4 to active mode (1) (2)	PMMCOREV = SVSMLRRL = n, $f_{\text{MCLK}} \geq 4.0 \text{ MHz}$		3.5	7.5	μs
		(where n = 0, 1, 2, or 3), SVSLFP = 1, $1.0 \text{ MHz} < f_{\text{MCLK}} < 4.0 \text{ MHz}$		4.5	9.5	
$t_{\text{WAKE-UP-SLOW}}$	Wake-up time from LPM2, LPM3 or LPM4 to active mode (3)	PMMCOREV = SVSMLRRL = n (where n = 0, 1, 2, or 3), SVSLFP = 0		150	170	μs
$t_{\text{WAKE-UP-LPM5}}$	Wake-up time from LPM4.5 to active mode (4)			2	3.5	ms
$t_{\text{WAKE-UP-RESET}}$	Wake-up time from RST or BOR event to active mode (4)			2	3.5	ms

- (1) This value represents the time from the wakeup event to the first active edge of MCLK. The wakeup time depends on the performance mode of the low side supervisor (SVS<sub>L</sub>) and low side monitor (SVM<sub>L</sub>). Fastest wakeup times are possible with SVS<sub>L</sub> and SVM<sub>L</sub> in full performance mode or disabled when operating in AM, LPM0, and LPM1. Various options are available for SVS<sub>L</sub> and SVM<sub>L</sub> while operating in LPM2, LPM3, and LPM4. See the *Power Management Module and Supply Voltage Supervisor* chapter in the [MSP430F5xx and MSP430F6xx Family User's Guide](#).
- (2) Ensured only until T<sub>J</sub> = 85°C.
- (3) This value represents the time from the wakeup event to the first active edge of MCLK. The wakeup time depends on the performance mode of the low side supervisor (SVS<sub>L</sub>) and low side monitor (SVM<sub>L</sub>). In this case, the SVS<sub>L</sub> and SVM<sub>L</sub> are in normal mode (low current) mode when operating in AM, LPM0, and LPM1. Various options are available for SVS<sub>L</sub> and SVM<sub>L</sub> while operating in LPM2, LPM3, and LPM4. See the *Power Management Module and Supply Voltage Supervisor* chapter in the [MSP430F5xx and MSP430F6xx Family User's Guide](#).
- (4) This value represents the time from the wakeup event to the reset vector execution.

## 7.27 Timer\_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
f <sub>TA</sub> Timer_A input clock frequency	Internal: SMCLK, ACLK, External: TACLK, Duty cycle = 50% ± 10%	1.8 V/ 3.0 V			25	MHz
t <sub>TA,cap</sub> Timer_A capture timing	All capture inputs, Minimum pulse duration required for capture	1.8 V/ 3.0 V	20			ns

## 7.28 Timer\_B

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
f <sub>TB</sub> Timer_B input clock frequency	Internal: SMCLK, ACLK, External: TBCLK, Duty cycle = 50% ± 10%	1.8 V/ 3.0 V			25	MHz
t <sub>TB,cap</sub> Timer_B capture timing	All capture inputs, Minimum pulse duration required for capture	1.8 V/ 3.0 V	20			ns

## 7.29 USCI (UART Mode) Recommended Operating Conditions

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
f <sub>USCI</sub> USCI input clock frequency	Internal: SMCLK, ACLK, External: UCLK, Duty cycle = 50% ± 10%			f <sub>SYSTEM</sub>		MHz
f <sub>BITCLK</sub> BITCLK clock frequency (equals baud rate in MBaud)					1	MHz

## 7.30 USCI (UART Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
t <sub>r</sub> UART receive deglitch time <sup>(1)</sup>	2.2 V	50		600	ns
	3 V	48		620	

(1) Pulses on the UART receive input (UCxRX) that are shorter than the UART receive deglitch time are suppressed. To ensure that pulses are correctly recognized, their duration should exceed the maximum specification of the deglitch time.

## 7.31 USCI (SPI Master Mode) Recommended Operating Conditions


PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
f <sub>USCI</sub> USCI input clock frequency	Internal: SMCLK, ACLK Duty cycle = 50% ± 10%			f <sub>SYSTEM</sub>		MHz

### 7.32 USCI (SPI Master Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
f <sub>USCI</sub>	USCI input clock frequency	SMCLK, ACLK, Duty cycle = 50% ± 10%				f <sub>SYSTEM</sub>	MHz
t <sub>SU,MI</sub>	SOMI input data setup time	PMMCOREV = 0	1.8 V	55			ns
			3.0 V	38			
		PMMCOREV = 3	2.4 V	30		ns	
			3.0 V	25			
t <sub>HD,MI</sub>	SOMI input data hold time	PMMCOREV = 0	1.8 V	0			ns
			3.0 V	0			
		PMMCOREV = 3	2.4 V	0		ns	
			3.0 V	0			
t <sub>VALID,MO</sub>	SIMO output data valid time <sup>(2)</sup>	UCLK edge to SIMO valid, C <sub>L</sub> = 20 pF, PMMCOREV = 0	1.8 V			20	ns
			3.0 V			18	
		UCLK edge to SIMO valid, C <sub>L</sub> = 20 pF, PMMCOREV = 3	2.4 V			16	ns
			3.0 V			15	
t <sub>HD,MO</sub>	SIMO output data hold time <sup>(3)</sup>	C <sub>L</sub> = 20 pF, PMMCOREV = 0	1.8 V	-10			ns
			3.0 V	-8			
		C <sub>L</sub> = 20 pF, PMMCOREV = 3	2.4 V	-10		ns	
			3.0 V	-8			

- (1)  $f_{UCxCLK} = 1/2t_{LO/HI}$  with  $t_{LO/HI} \geq \max(t_{VALID,MO}(USCI) + t_{SU,SI}(Slave), t_{SU,MI}(USCI) + t_{VALID,SO}(Slave))$ . For the slave parameters  $t_{SU,SI}(Slave)$  and  $t_{VALID,SO}(Slave)$ , see the SPI parameters of the attached slave.
- (2) Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams in [Fig 7-12](#) and [Fig 7-13](#).
- (3) Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in [Fig 7-12](#) and [Fig 7-13](#).



**Fig 7-12. SPI Master Mode, CKPH = 0**




图 7-13. SPI Master Mode, CKPH = 1

### 7.33 USCI (SPI Slave Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
t <sub>STE,LEAD</sub>	STE lead time, STE low to clock	PMMCOREV = 0	1.8 V	11			ns
			3.0 V	8			
		PMMCOREV = 3	2.4 V	7		ns	
			3.0 V	6			
t <sub>STE,LAG</sub>	STE lag time, Last clock to STE high	PMMCOREV = 0	1.8 V	3			ns
			3.0 V	3			
		PMMCOREV = 3	2.4 V	3		ns	
			3.0 V	3			
t <sub>STE,ACC</sub>	STE access time, STE low to SOMI data out	PMMCOREV = 0	1.8 V			66	ns
			3.0 V			50	
		PMMCOREV = 3	2.4 V			36	ns
			3.0 V			30	
t <sub>STE,DIS</sub>	STE disable time, STE high to SOMI high impedance	PMMCOREV = 0	1.8 V			30	ns
			3.0 V			23	
		PMMCOREV = 3	2.4 V			16	ns
			3.0 V			13	
t <sub>SU,SI</sub>	SIMO input data setup time	PMMCOREV = 0	1.8 V	5			ns
			3.0 V	5			
		PMMCOREV = 3	2.4 V	2		ns	
			3.0 V	2			
t <sub>HD,SI</sub>	SIMO input data hold time	PMMCOREV = 0	1.8 V	5			ns
			3.0 V	5			
		PMMCOREV = 3	2.4 V	5		ns	
			3.0 V	5			
t <sub>VALID,SO</sub>	SOMI output data valid time <sup>(2)</sup>	UCLK edge to SOMI valid, C <sub>L</sub> = 20 pF, PMMCOREV = 0	1.8 V			76	ns
			3.0 V			60	
		UCLK edge to SOMI valid, C <sub>L</sub> = 20 pF, PMMCOREV = 3	2.4 V			44	ns
			3.0 V			40	
t <sub>HD,SO</sub>	SOMI output data hold time <sup>(3)</sup>	C <sub>L</sub> = 20 pF, PMMCOREV = 0	1.8 V	18			ns
			3.0 V	12			
		C <sub>L</sub> = 20 pF, PMMCOREV = 3	2.4 V	10		ns	
			3.0 V	8			


(1)  $f_{UCXCLK} = 1/2t_{LO/HI}$  with  $t_{LO/HI} \geq \max(t_{VALID,MO(Master)} + t_{SU,SI(USCI)}, t_{SU,MI(Master)} + t_{VALID,SO(USCI)})$ .

For the master parameters  $t_{SU,MI(Master)}$  and  $t_{VALID,MO(Master)}$ , refer to the SPI parameters of the attached slave.


(2) Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. See the timing diagrams in [FIG 7-14](#) and [FIG 7-15](#).

(3) Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in [FIG 7-14](#) and [FIG 7-15](#).





**7-14. SPI Slave Mode, CKPH = 0**




**7-15. SPI Slave Mode, CKPH = 1**

### 7.34 USCI (I<sup>2</sup>C Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [7-16](#))

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
f <sub>USCI</sub>	USCI input clock frequency	Internal: SMCLK, ACLK, External: UCLK, Duty cycle = 50% ± 10%				f <sub>SYSTEM</sub>	MHz
f <sub>SCL</sub>	SCL clock frequency		2.2 V, 3 V	0		400	kHz
t <sub>HD,STA</sub>	Hold time (repeated) START	f <sub>SCL</sub> ≤ 100 kHz	2.2 V, 3 V	4.0			μs
		f <sub>SCL</sub> > 100 kHz		0.6			
t <sub>SU,STA</sub>	Setup time for a repeated START	f <sub>SCL</sub> ≤ 100 kHz	2.2 V, 3 V	4.7			μs
		f <sub>SCL</sub> > 100 kHz		0.6			
t <sub>HD,DAT</sub>	Data hold time		2.2 V, 3 V	0			ns
t <sub>SU,DAT</sub>	Data setup time		2.2 V, 3 V	250			ns
t <sub>SU,STO</sub>	Setup time for STOP	f <sub>SCL</sub> ≤ 100 kHz	2.2 V, 3 V	4.0			μs
		f <sub>SCL</sub> > 100 kHz		0.6			
t <sub>SP</sub>	Pulse duration of spikes suppressed by input filter		2.2 V	50		600	ns
			3 V	50		600	



**7-16. I2C Mode Timing**

### 7.35 12-Bit ADC, Power Supply and Input Range Conditions

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
AV <sub>CC</sub>	Analog supply voltage	AV <sub>CC</sub> and DV <sub>CC</sub> are connected together, AV <sub>SS</sub> and DV <sub>SS</sub> are connected together, V <sub>(AV<sub>SS</sub>)</sub> = V <sub>(DV<sub>SS</sub>)</sub> = 0 V		2.2		3.6	V
V <sub>(Ax)</sub>	Analog input voltage range <sup>(2)</sup>	All ADC12 analog input pins Ax		0		AV <sub>CC</sub>	V
I <sub>ADC12_A</sub>	Operating supply current into AV <sub>CC</sub> terminal <sup>(3)</sup>	f <sub>ADC12CLK</sub> = 5.0 MHz <sup>(4)</sup>	2.2 V		125	200	μA
			3 V		150	270	
C <sub>I</sub>	Input capacitance	Only one terminal Ax can be selected at one time	2.2 V		20		pF
R <sub>I</sub>	Input MUX ON resistance	0 V ≤ V <sub>Ax</sub> ≤ AV <sub>CC</sub>			200		Ω

(1) The leakage current is specified by the digital I/O input leakage.

(2) The analog input voltage range must be within the selected reference voltage range V<sub>R+</sub> to V<sub>R-</sub> for valid conversion results. If the reference voltage is supplied by an external source or if the internal reference voltage is used and REFOUT = 1, then decoupling capacitors are required. See [セクション 7.40](#) and [セクション 7.41](#).

(3) The internal reference supply current is not included in current consumption parameter I<sub>ADC12\_A</sub>.

(4) ADC12ON = 1, REFON = 0, SHT0 = 0, SHT1 = 0, ADC12DIV = 0.

### 7.36 12-Bit ADC, Timing Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
f <sub>ADC12CLK</sub>	ADC conversion clock	For specified performance of ADC12 linearity parameters using an external reference voltage or AV <sub>CC</sub> as reference. <sup>(1)</sup>		0.45	4.8	5.0	MHz
		For specified performance of ADC12 linearity parameters using the internal reference. <sup>(2)</sup>	2.2 V, 3 V	0.45	2.4	4.0	
		For specified performance of ADC12 linearity parameters using the internal reference. <sup>(3)</sup>		0.45	2.4	2.7	
f <sub>ADC12OSC</sub>	Internal ADC12 oscillator <sup>(4)</sup>	ADC12DIV = 0, f <sub>ADC12CLK</sub> = f <sub>ADC12OSC</sub>	2.2 V, 3 V	4.2	4.8	5.4	MHz
t <sub>CONVERT</sub>	Conversion time	REFON = 0, Internal oscillator, ADC12OSC used for ADC conversion clock	2.2 V, 3 V	2.4		3.1	μs
		External f <sub>ADC12CLK</sub> from ACLK, MCLK, or SMCLK, ADC12SSEL ≠ 0				<sup>(5)</sup>	
t <sub>Sample</sub>	Sampling time	R <sub>S</sub> = 400 Ω, R <sub>I</sub> = 1000 Ω, C <sub>I</sub> = 20 pF, τ = [R <sub>S</sub> + R <sub>I</sub> ] × C <sub>I</sub> <sup>(6)</sup>	2.2 V, 3 V	1000			ns

(1) REFOUT = 0, external reference voltage: SREF2 = 0, SREF1 = 1, SREF0 = 0. AV<sub>CC</sub> as reference voltage: SREF2 = 0, SREF1 = 0, SREF0 = 0. The specified performance of the ADC12 linearity is ensured when using the ADC12OSC. For other clock sources, the specified performance of the ADC12 linearity is ensured with f<sub>ADC12CLK</sub> maximum of 5.0 MHz.

(2) SREF2 = 0, SREF1 = 1, SREF0 = 0, ADC12SR = 0, REFOUT = 1

(3) SREF2 = 0, SREF1 = 1, SREF0 = 0, ADC12SR = 0, REFOUT = 0. The specified performance of the ADC12 linearity is ensured when using the ADC12OSC divided by 2.

(4) The ADC12OSC is sourced directly from MODOSC inside the UCS.

(5) 13 × ADC12DIV × 1/f<sub>ADC12CLK</sub>

(6) Approximately ten Tau (τ) are needed to get an error of less than ±0.5 LSB:

t<sub>Sample</sub> = ln(2<sup>n+1</sup>) × (R<sub>S</sub> + R<sub>I</sub>) × C<sub>I</sub> + 800 ns, where n = ADC resolution = 12, R<sub>S</sub> = external source resistance

### 7.37 12-Bit ADC, Linearity Parameters Using an External Reference Voltage or AVCC as Reference Voltage

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
E <sub>I</sub>	Integral linearity error <sup>(1)</sup>	1.4 V ≤ dVREF ≤ 1.6 V <sup>(2)</sup>	2.2 V, 3 V	±2.0			LSB
		1.6 V < dVREF <sup>(2)</sup>		±1.7			
E <sub>D</sub>	Differential linearity error <sup>(1)</sup>	<sup>(2)</sup>	2.2 V, 3 V	±1.0			LSB
E <sub>O</sub>	Offset error <sup>(3)</sup>	dVREF ≤ 2.2 V <sup>(2)</sup>	2.2 V, 3 V	±2.0			LSB
		dVREF > 2.2 V <sup>(2)</sup>	2.2 V, 3 V	±2.0			
E <sub>G</sub>	Gain error <sup>(3)</sup>	<sup>(2)</sup>	2.2 V, 3 V	±2.0			LSB
E <sub>T</sub>	Total unadjusted error	dVREF ≤ 2.2 V <sup>(2)</sup>	2.2 V, 3 V	±3.5			LSB
		dVREF > 2.2 V <sup>(2)</sup>	2.2 V, 3 V	±3.5			

(1) Parameters are derived using the histogram method.

(2) The external reference voltage is selected by: SREF2 = 0 or 1, SREF1 = 1, SREF0 = 0. dVREF = V<sub>R+</sub> - V<sub>R-</sub>. V<sub>R+</sub> < AVCC, V<sub>R-</sub> > AVSS. Unless otherwise mentioned, dVREF > 1.5 V. Impedance of the external reference voltage R < 100 Ω and two decoupling capacitors, 10 μF and 100 nF, should be connected to VREF to decouple the dynamic current. See also the [MSP430F5xx and MSP430F6xx Family User's Guide](#).

(3) Parameters are derived using a best fit curve.

### 7.38 12-Bit ADC, Linearity Parameters Using the Internal Reference Voltage

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>(1)</sup>		V <sub>CC</sub>	MIN	TYP	MAX	UNIT
E <sub>I</sub>	Integral linearity error <sup>(2)</sup>	ADC12SR = 0, REFOUT = 1	f <sub>ADC12CLK</sub> ≤ 4.0 MHz	2.2 V, 3 V	±1.7			LSB
		ADC12SR = 0, REFOUT = 0	f <sub>ADC12CLK</sub> ≤ 2.7 MHz		±2.5			
E <sub>D</sub>	Differential linearity error <sup>(2)</sup>	ADC12SR = 0, REFOUT = 1	f <sub>ADC12CLK</sub> ≤ 4.0 MHz	2.2 V, 3 V	+1.5			LSB
		ADC12SR = 0, REFOUT = 1	f <sub>ADC12CLK</sub> ≤ 2.7 MHz		+1.0			
		ADC12SR = 0, REFOUT = 0	f <sub>ADC12CLK</sub> ≤ 2.7 MHz		+2.5			
E <sub>O</sub>	Offset error <sup>(3)</sup>	ADC12SR = 0, REFOUT = 1	f <sub>ADC12CLK</sub> ≤ 4.0 MHz	2.2 V, 3 V	±4.0			LSB
		ADC12SR = 0, REFOUT = 0	f <sub>ADC12CLK</sub> ≤ 2.7 MHz		±4.0			
E <sub>G</sub>	Gain error <sup>(3)</sup>	ADC12SR = 0, REFOUT = 1	f <sub>ADC12CLK</sub> ≤ 4.0 MHz	2.2 V, 3 V	±2.5			LSB
		ADC12SR = 0, REFOUT = 0	f <sub>ADC12CLK</sub> ≤ 2.7 MHz		±1.5% <sup>(4)</sup>			
E <sub>T</sub>	Total unadjusted error	ADC12SR = 0, REFOUT = 1	f <sub>ADC12CLK</sub> ≤ 4.0 MHz	2.2 V, 3 V	±5			LSB
		ADC12SR = 0, REFOUT = 0	f <sub>ADC12CLK</sub> ≤ 2.7 MHz		±1.5% <sup>(4)</sup>			

(1) The internal reference voltage is selected by: SREF2 = 0 or 1, SREF1 = 1, SREF0 = 1. dVREF = V<sub>R+</sub> - V<sub>R-</sub>.

(2) Parameters are derived using the histogram method.

(3) Parameters are derived using a best fit curve.

(4) The gain error and total unadjusted error are dominated by the accuracy of the integrated reference module absolute accuracy. In this mode the reference voltage used by the ADC12\_A is not available on a pin.

### 7.39 12-Bit ADC, Temperature Sensor and Built-In $V_{MID}$

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CONDITIONS	$V_{CC}$	MIN	TYP	MAX	UNIT
$V_{SENSOR}$	See (2)	ADC12ON = 1, INCH = 0Ah, $T_A = 0^\circ\text{C}$	2.2 V	680			mV
			3 V	680			
$TC_{SENSOR}$		ADC12ON = 1, INCH = 0Ah	2.2 V	2.25			mV/ $^\circ\text{C}$
			3 V	2.25			
$t_{SENSOR(sample)}$	Sample time required if channel 10 is selected (3)	ADC12ON = 1, INCH = 0Ah, Error of conversion result $\leq 1$ LSB	2.2 V	100			$\mu\text{s}$
			3 V	100			
$V_{MID}$	AV <sub>CC</sub> divider at channel 11, V <sub>AVCC</sub> factor	ADC12ON = 1, INCH = 0Bh	0.48 0.5 0.52			V <sub>AVCC</sub>	
			2.2 V	1.04	1.1		1.14
	AV <sub>CC</sub> divider at channel 11	ADC12ON = 1, INCH = 0Bh	3 V	1.44	1.5	1.56	V
$t_{VMID(sample)}$	Sample time required if channel 11 is selected (4)	ADC12ON = 1, INCH = 0Bh, Error of conversion result $\leq 1$ LSB	2.2 V, 3 V	1000			ns

- (1) The temperature sensor is provided by the REF module. See the REF module parametric  $I_{REF+}$  regarding the current consumption of the temperature sensor.
- (2) The temperature sensor offset can be significant. A single-point calibration is recommended to minimize the offset error of the built-in temperature sensor. The TLV structure contains calibration values for  $30^\circ\text{C} \pm 3^\circ\text{C}$  and  $85^\circ\text{C} \pm 3^\circ\text{C}$  for each of the available reference voltage levels. The sensor voltage can be computed as  $V_{SENSE} = TC_{SENSOR} * (\text{Temperature, } ^\circ\text{C}) + V_{SENSOR}$ , where  $TC_{SENSOR}$  and  $V_{SENSOR}$  can be computed from the calibration values for higher accuracy. See also the [MSP430F5xx and MSP430F6xx Family User's Guide](#).
- (3) The typical equivalent impedance of the sensor is 51 k $\Omega$ . The sample time required includes the sensor-on time  $t_{SENSOR(on)}$ .
- (4) The on-time  $t_{VMID(on)}$  is included in the sampling time  $t_{VMID(sample)}$ ; no additional on time is needed.

### 7.40 REF, External Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	$V_{CC}$	MIN	TYP	MAX	UNIT
$V_{eREF+}$	Positive external reference voltage input	$V_{eREF+} > V_{REF-}/V_{eREF-}$ (1)		1.4		$V_{AVCC}$	V
$V_{REF-}/V_{eREF-}$	Negative external reference voltage input	$V_{eREF+} > V_{REF-}/V_{eREF-}$ (2)		0		1.2	V
$(V_{eREF+} - V_{REF-}/V_{eREF-})$	Differential external reference voltage input	$V_{eREF+} > V_{REF-}/V_{eREF-}$ (3)		1.4		$V_{AVCC}$	V
$I_{VeREF+},$ $I_{VREF-/VeREF-}$	Static input current	$1.4 \text{ V} \leq V_{eREF+} \leq V_{AVCC},$ $V_{eREF-} = 0 \text{ V}, f_{ADC12CLK} = 5 \text{ MHz},$ $T_J = 25^\circ\text{C}$ ADC12SHTx = 1h, Conversion rate 200 ksps	2.2 V, 3 V	$\pm 26$			$\mu\text{A}$
		$1.4 \text{ V} \leq V_{eREF+} \leq V_{AVCC},$ $V_{eREF-} = 0 \text{ V}, f_{ADC12CLK} = 5 \text{ MHz},$ ADC12SHTx = 8h, Conversion rate 20 ksps	2.2 V, 3 V	-2.5	2.5		$\mu\text{A}$
$C_{VREF+/-}$	Capacitance at $V_{REF+}$ and $V_{REF-}$ terminals	See (4)		10			$\mu\text{F}$

- (1) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- (2) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- (3) The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.
- (4) Two decoupling capacitors, 10  $\mu\text{F}$  and 100 nF, should be connected to VREF to decouple the dynamic current required for an external reference source if it is used for the ADC12\_A. See also the [MSP430F5xx and MSP430F6xx Family User's Guide](#).

## 7.41 REF, Built-In Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
V <sub>REF+</sub>	Positive built-in reference voltage output	REFVSEL = {2} for 2.5 V, REFON = REFOUT = 1, I <sub>VREF+</sub> = 0 A	3 V		2.50	±2.5%	V
		REFVSEL = {1} for 2.0 V, REFON = REFOUT = 1, I <sub>VREF+</sub> = 0 A	3 V		1.98	±2.5%	
		REFVSEL = {0} for 1.5 V, REFON = REFOUT = 1, I <sub>VREF+</sub> = 0 A	2.2 V, 3 V		1.49	±2.5%	
AV <sub>CC(min)</sub>	AV <sub>CC</sub> minimum voltage, Positive built-in reference active	REFVSEL = {0} for 1.5 V			2.2		V
		REFVSEL = {1} for 2.0 V			2.3		
		REFVSEL = {2} for 2.5 V			2.8		
I <sub>REF+</sub>	Operating supply current into AV <sub>CC</sub> terminal <sup>(2)</sup> <sup>(3)</sup>	ADC12SR = 1, REFON = 1, REFOUT = 0, REFBURST = 0	3 V		70		μA
		ADC12SR = 1, REFON = 1, REFOUT = 1, REFBURST = 0	3 V		0.45		mA
		ADC12SR = 0, REFON = 1, REFOUT = 0, REFBURST = 0	3 V		210	350	μA
		ADC12SR = 0, REFON = 1, REFOUT = 1, REFBURST = 0	3 V		0.95	2	mA
I <sub>L(VREF+)</sub>	Load-current regulation, V <sub>REF+</sub> terminal <sup>(4)</sup>	REFVSEL = (0, 1, 2) I <sub>VREF+</sub> = +10 μA/-1000 μA AV <sub>CC</sub> = AV <sub>CC(min)</sub> for each reference level, REFVSEL = (0, 1, 2), REFON = REFOUT = 1			2500		μV/mA
C <sub>VREF+</sub>	Capacitance at VREF+ terminals	REFON = REFOUT = 1			20	100	pF
TC <sub>REF+</sub>	Temperature coefficient of built-in reference <sup>(5)</sup>	I <sub>VREF+</sub> = 0 A, REFVSEL = (0, 1, 2), REFON = 1, REFOUT = 0 or 1			30		ppm/ °C
PSRR <sub>DC</sub>	Power supply rejection ratio (DC)	AV <sub>CC</sub> = AV <sub>CC(min)</sub> - AV <sub>CC(max)</sub> , T <sub>J</sub> = 25°C, REFVSEL = (0, 1, 2), REFON = 1, REFOUT = 0 or 1			120		μV/V
PSRR <sub>AC</sub>	Power supply rejection ratio (AC)	AV <sub>CC</sub> = AV <sub>CC(min)</sub> - AV <sub>CC(max)</sub> , T <sub>J</sub> = 25°C, f = 1 kHz, ΔV <sub>pp</sub> = 100 mV, REFVSEL = (0, 1, 2), REFON = 1, REFOUT = 0 or 1			6.4		mV/V
t <sub>SETTLE</sub>	Settling time of reference voltage <sup>(6)</sup>	AV <sub>CC</sub> = AV <sub>CC(min)</sub> - AV <sub>CC(max)</sub> , REFVSEL = (0, 1, 2), REFOUT = 0, REFON = 0 → 1			75		μs
		AV <sub>CC</sub> = AV <sub>CC(min)</sub> - AV <sub>CC(max)</sub> , C <sub>VREF</sub> = C <sub>VREF(max)</sub> , REFVSEL = (0, 1, 2), REFOUT = 1, REFON = 0 → 1			75		

- The reference is supplied to the ADC by the REF module and is buffered locally inside the ADC. The ADC uses two internal buffers, one smaller and one larger for driving the V<sub>REF+</sub> terminal. When REFOUT = 1, the reference is available at the V<sub>REF+</sub> terminal, as well as, used as the reference for the conversion and utilizes the larger buffer. When REFOUT = 0, the reference is only used as the reference for the conversion and utilizes the smaller buffer.
- The internal reference current is supplied via terminal AV<sub>CC</sub>. Consumption is independent of the ADC12ON control bit, unless a conversion is active. REFOUT = 0 represents the current contribution of the smaller buffer. REFOUT = 1 represents the current contribution of the larger buffer without external load.
- The temperature sensor is provided by the REF module. Its current is supplied via terminal AV<sub>CC</sub> and is equivalent to I<sub>REF+</sub> with REFON = 1 and REFOUT = 0.
- Contribution only due to the reference and buffer including package. This does not include resistance due to PCB trace, etc.
- Calculated using the box method: (MAX(-40 to 85°C) - MIN(-40 to 85°C)) / MIN(-40 to 85°C)/(85°C - (-40°C)).
- The condition is that the error in a conversion started after t<sub>REFON</sub> is less than ±0.5 LSB. The settling time depends on the external capacitive load when REFOUT = 1.

## 7.42 Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DV <sub>CC(PGM/ERASE)</sub>	Program and erase supply voltage		1.8		3.6	V
I <sub>PGM</sub>	Average supply current from DVCC during program			3	7	mA
I <sub>ERASE</sub>	Average supply current from DVCC during erase				7	mA
I <sub>MERASE</sub> , I <sub>BANK</sub>	Average supply current from DVCC during mass erase or bank erase				7	mA
t <sub>CPT</sub>	Cumulative program time	See (1)			16	ms
	Program and erase endurance	T <sub>J</sub> = -40°C to 105°C	10 <sup>4</sup>	10 <sup>5</sup>		cycles
t <sub>Retention</sub>	Data retention duration (2)	T <sub>J</sub> = 25°C	100			years
t <sub>Word</sub>	Word or byte program time	See (3)	64		85	μs
t <sub>Block, 0</sub>	Block program time for first byte or word	See (3)	49		65	μs
t <sub>Block, 1–(N–1)</sub>	Block program time for each additional byte or word, except for last byte or word	See (3)	37		49	μs
t <sub>Block, N</sub>	Block program time for last byte or word	See (3)	55		73	μs
t <sub>Erase</sub>	Erase time for segment, mass erase, and bank erase when available.	See (3)	23		32	ms
f <sub>MCLK,MGR</sub>	MCLK frequency in marginal read mode (FCTL4.MGR0 = 1 or FCTL4.MGR1 = 1)		0		1	MHz

- (1) The cumulative program time must not be exceeded when writing to a 128-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.
- (2) These values are hardwired into the flash controller's state machine.
- (3) The data retention specification is based on qualification stress testing at 170°C for 420 hours with temperature derating based on an Arrhenius model with activation energy of 0.6 eV. Additional flash retention documentation is provided in application report [SLAA392](#).

## 7.43 JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		V <sub>CC</sub>	MIN	TYP	MAX	UNIT
f <sub>SBW</sub>	Spy-Bi-Wire input frequency	2.2 V, 3 V	0		20	MHz
t <sub>SBW,Low</sub>	Spy-Bi-Wire low clock pulse duration	2.2 V, 3 V	0.025		15	μs
t <sub>SBW,En</sub>	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) (1)	2.2 V, 3 V			1	μs
t <sub>SBW,Rst</sub>	Spy-Bi-Wire return to normal operation time		15		100	μs
f <sub>TCK</sub>	TCK input frequency, 4-wire JTAG (2)	2.2 V	0		5	MHz
		3 V	0		10	MHz
R <sub>internal</sub>	Internal pull-down resistance on TEST	2.2 V, 3 V	45	60	80	kΩ

- (1) Tools accessing the Spy-Bi-Wire interface must wait for the t<sub>SBW,En</sub> time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.
- (2) f<sub>TCK</sub> may be restricted to meet the timing requirements of the module selected.

## 8 Detailed Description

### 8.1 CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

Program Counter	PC/R0
Stack Pointer	SP/R1
Status Register	SR/CG1/R2
Constant Generator	CG2/R3
General-Purpose Register	R4
General-Purpose Register	R5
General-Purpose Register	R6
General-Purpose Register	R7
General-Purpose Register	R8
General-Purpose Register	R9
General-Purpose Register	R10
General-Purpose Register	R11
General-Purpose Register	R12
General-Purpose Register	R13
General-Purpose Register	R14
General-Purpose Register	R15



## 8.2 Operating Modes

The MCU has one active mode and six software selectable low-power modes of operation. An interrupt event can wake up the device from any of the low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following seven operating modes can be configured by software:

- Active mode (AM)
  - All clocks are active
- Low-power mode 0 (LPM0)
  - CPU is disabled
  - ACLK and SMCLK remain active, MCLK is disabled
  - FLL loop control remains active
- Low-power mode 1 (LPM1)
  - CPU is disabled
  - FLL loop control is disabled
  - ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 2 (LPM2)
  - CPU is disabled
  - MCLK and FLL loop control and DCOCLK are disabled
  - DCO's dc-generator remains enabled
  - ACLK remains active
- Low-power mode 3 (LPM3)
  - CPU is disabled
  - MCLK, FLL loop control, and DCOCLK are disabled
  - DCO's dc generator is disabled
  - ACLK remains active
- Low-power mode 4 (LPM4)
  - CPU is disabled
  - ACLK is disabled
  - MCLK, FLL loop control, and DCOCLK are disabled
  - DCO's dc generator is disabled
  - Crystal oscillator is stopped
  - Complete data retention
- Low-power mode 4.5 (LPM4.5)
  - Internal regulator disabled
  - No data retention
  - Wakeup from  $\overline{\text{RST}}$ , digital I/O

### 8.3 Interrupt Vector Addresses

The interrupt vectors and the power-up start address are located in the address range 0FFFFh to 0FF80h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

**表 8-1. Interrupt Sources, Flags, and Vectors**

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
<b>System Reset</b> Power-Up External Reset Watchdog Timeout, Password Violation Flash Memory Password Violation PMM Password Violation	WDTIFG, KEYV (SYSRSTIV) <sup>(1) (2)</sup>	Reset	0FFFEh	63, highest
<b>System NMI</b> PMM Vacant Memory Access JTAG Mailbox	SVMLIFG, SVMHIFG, DLYLIFG, DLYHIFG, VLRIFG, VLRHIFG, VMAIFG, JMBNIFG, JMBOUTIFG (SYSSNIV) <sup>(1)</sup>	(Non)maskable	0FFFCh	62
<b>User NMI</b> NMI Oscillator Fault Flash Memory Access Violation	NMIIFG, OFIFG, ACCVIFG (SYSUNIV) <sup>(1) (2)</sup>	(Non)maskable	0FFFAh	61
TB0	TBCCR0 CCIFG0 <sup>(3)</sup>	Maskable	0FFF8h	60
TB0	TBCCR1 CCIFG1 to TBCCR6 CCIFG6, TBIFG (TBIV) <sup>(1) (3)</sup>	Maskable	0FFF6h	59
Watchdog Timer_A Interval Timer Mode	WDTIFG	Maskable	0FFF4h	58
USCI_A0 Receive and Transmit	UCA0RXIFG, UCA0TXIFG (UCA0IV) <sup>(1) (3)</sup>	Maskable	0FFF2h	57
USCI_B0 Receive and Transmit	UCB0RXIFG, UCB0TXIFG (UCB0IV) <sup>(1) (3)</sup>	Maskable	0FFF0h	56
ADC12_A	ADC12IFG0 to ADC12IFG15 (ADC12IV) <sup>(1) (3)</sup>	Maskable	0FFEEh	55
TA0	TA0CCR0 CCIFG0 <sup>(3)</sup>	Maskable	0FFECCh	54
TA0	TA0CCR1 CCIFG1 to TA0CCR4 CCIFG4, TA0IFG (TA0IV) <sup>(1) (3)</sup>	Maskable	0FFEAh	53
USCI_A2 Receive and Transmit	UCA2RXIFG, UCA2TXIFG (UCA2IV) <sup>(1) (3)</sup>	Maskable	0FFE8h	52
USCI_B2 Receive and Transmit	UCB2RXIFG, UCB2TXIFG (UCB2IV) <sup>(1) (3)</sup>	Maskable	0FFE6h	51
DMA	DMA0IFG, DMA1IFG, DMA2IFG (DMAIV) <sup>(1) (3)</sup>	Maskable	0FFE4h	50
TA1	TA1CCR0 CCIFG0 <sup>(3)</sup>	Maskable	0FFE2h	49
TA1	TA1CCR1 CCIFG1 to TA1CCR2 CCIFG2, TA1IFG (TA1IV) <sup>(1) (3)</sup>	Maskable	0FFE0h	48
I/O Port P1	P1IFG.0 to P1IFG.7 (P1IV) <sup>(1) (3)</sup>	Maskable	0FFDEh	47
USCI_A1 Receive and Transmit	UCA1RXIFG, UCA1TXIFG (UCA1IV) <sup>(1) (3)</sup>	Maskable	0FFDCh	46
USCI_B1 Receive and Transmit	UCB1RXIFG, UCB1TXIFG (UCB1IV) <sup>(1) (3)</sup>	Maskable	0FFDAh	45
USCI_A3 Receive and Transmit	UCA3RXIFG, UCA3TXIFG (UCA3IV) <sup>(1) (3)</sup>	Maskable	0FFD8h	44
USCI_B3 Receive and Transmit	UCB3RXIFG, UCB3TXIFG (UCB3IV) <sup>(1) (3)</sup>	Maskable	0FFD6h	43
I/O Port P2	P2IFG.0 to P2IFG.7 (P2IV) <sup>(1) (3)</sup>	Maskable	0FFD4h	42
RTC_A	RTCrdyIFG, RTCTEVIFG, RTCAIFG, RT0PSIFG, RT1PSIFG (RTCIV) <sup>(1) (3)</sup>	Maskable	0FFD2h	41
Reserved	Reserved <sup>(4)</sup>		0FFD0h	40
			⋮	⋮
			0FF80h	0, lowest

- (1) Multiple source flags.
- (2) A reset is generated if the CPU tries to fetch instructions from within peripheral space or vacant memory space.
- (Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable cannot disable it.
- (3) Interrupt flags are located in the module.
- (4) Reserved interrupt vectors at addresses are not used in this device and can be used for regular program code if necessary. To maintain compatibility with other devices, it is recommended to reserve these locations.

## 8.4 Memory Organization

		MSP430F5438A
Memory (flash) Main: interrupt vector Main: code memory	Total Size	256 KB
	Flash Flash	00FFFFh–00FF80h 045BFFh–005C00h
Main: code memory	Bank D	64 KB 03FFFFh–030000h
	Bank C	64 KB 02FFFFh–020000h
	Bank B	64 KB 01FFFFh–010000h
	Bank A	64 KB 045BFFh–040000h 00FFFFh–005C00h
RAM	Size	16 KB
	Sector 3	4 KB 005BFFh–004C00h
	Sector 2	4 KB 004BFFh–003C00h
	Sector 1	4 KB 003BFFh–002C00h
	Sector 0	4 KB 002BFFh–001C00h
Information memory (flash)	Info A	128 B 0019FFh–001980h
	Info B	128 B 00197Fh–001900h
	Info C	128 B 0018FFh–001880h
	Info D	128 B 00187Fh–001800h
Bootstrap loader (BSL) memory (Flash)	BSL 3	512 B 0017FFh–001600h
	BSL 2	512 B 0015FFh–001400h
	BSL 1	512 B 0013FFh–001200h
	BSL 0	512 B 0011FFh–001000h
Peripherals	Size	4KB 000FFFh–000000h

## 8.5 Bootloader (BSL)

The BSL lets users program the flash memory or RAM using a UART serial interface. Access to the device memory through the BSL is protected by an user-defined password. Use of the BSL requires four pins as shown in 表 8-2. BSL entry requires a specific entry sequence on the  $\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$  and  $\text{TEST}/\text{SBWTCK}$  pins. For complete description of the features of the BSL and its implementation, see the [MSP430™ Flash Devices Bootloader \(BSL\) User's Guide](#).

**表 8-2. BSL Pin Requirements and Functions**

DEVICE SIGNAL	BSL FUNCTION
$\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$	Entry sequence signal
$\text{TEST}/\text{SBWTCK}$	Entry sequence signal
P1.1	Data transmit
P1.2	Data receive
VCC	Power supply
VSS	Ground supply

## 8.6 JTAG Operation

### 8.6.1 JTAG Standard Interface

The MSP430 family supports the standard JTAG interface which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/O. The  $\text{TEST}/\text{SBWTCK}$  pin is used to enable the JTAG signals. In addition to these signals, the  $\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$  is required to interface with MSP430 development tools and device programmers. The JTAG pin requirements are shown in 表 8-3. For further details on interfacing to development tools and device programmers, see the [MSP430 Hardware Tools User's Guide](#). For the description of the Spy-Bi-Wire interface and its implementation, see the [MSP430 Programming With the JTAG Interface User's Guide](#).

**表 8-3. JTAG Pin Requirements and Functions**

DEVICE SIGNAL	DIRECTION	FUNCTION
PJ.3/TCK	IN	JTAG clock input
PJ.2/TMS	IN	JTAG state control
PJ.1/TDI/TCLK	IN	JTAG data input/TCLK input
PJ.0/TDO	OUT	JTAG data output
$\text{TEST}/\text{SBWTCK}$	IN	Enable JTAG pins
$\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$	IN	External reset
VCC		Power supply
VSS		Ground supply

### 8.6.2 Spy-Bi-Wire Interface

In addition to the standard JTAG interface, the MSP430 family supports the two wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers. The Spy-Bi-Wire interface pin requirements are shown in 表 8-4. For further details on interfacing to development tools and device programmers, see the [MSP430 Hardware Tools User's Guide](#). For the description of the Spy-Bi-Wire interface and its implementation, see the [MSP430 Programming With the JTAG Interface User's Guide](#).

**表 8-4. Spy-Bi-Wire Pin Requirements and Functions**

DEVICE SIGNAL	DIRECTION	FUNCTION
$\text{TEST}/\text{SBWTCK}$	IN	Spy-Bi-Wire clock input
$\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$	IN, OUT	Spy-Bi-Wire data input/output
VCC		Power supply

**表 8-4. Spy-Bi-Wire Pin Requirements and Functions (continued)**

DEVICE SIGNAL	DIRECTION	FUNCTION
VSS		Ground supply

## 8.7 Flash Memory

The flash memory can be programmed via the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the CPU. The CPU can perform single-byte, single-word, and long-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually. Segments A to D are also called *information memory*.
- Segment A can be locked separately.

## 8.8 RAM Memory

The RAM memory is made up of n sectors. Each sector can be completely powered down to save leakage, however all data is lost. Features of the RAM memory include:

- RAM memory has n sectors. The size of a sector can be found in [Memory Organization](#).
- Each sector 0 to n can be complete disabled; however, data retention is lost.
- Each sector 0 to n automatically enters low-power retention mode when possible.
- For devices that contain USB memory, the USB memory can be used as normal RAM if USB is not required.

## 8.9 Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the [MSP430F5xx and MSP430F6xx Family User's Guide](#).

### 8.9.1 Digital I/O

There are up to ten 8-bit I/O ports implemented: For 100-pin options, P1 through P10 are complete. P11 contains three individual I/O ports. For 80-pin options, P1 through P7 are complete. P8 contains seven individual I/O ports. P9 through P11 do not exist. Port PJ contains four individual I/O ports, common to all devices.

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Pullup or pulldown on all ports is programmable.
- Drive strength on all ports is programmable.
- Edge-selectable interrupt and LPM4.5 wakeup input capability is available for all bits of ports P1 and P2.
- Read/write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise (P1 through P11) or word-wise in pairs (PA through PF).

### 8.9.2 Oscillator and System Clock

The clock system in the MSP430x5xx family of devices is supported by the Unified Clock System (UCS) module that includes support for a 32-kHz watch crystal oscillator (XT1 LF mode), an internal very-low-power low-frequency oscillator (VLO), an internal trimmed low-frequency oscillator (REFO), an integrated internal digitally controlled oscillator (DCO), and a high-frequency crystal oscillator (XT1 HF mode or XT2). The UCS module is designed to meet the requirements of both low system cost and low power consumption. The UCS module features digital frequency locked loop (FLL) hardware that, in conjunction with a digital modulator, stabilizes the DCO frequency to a programmable multiple of the selected FLL reference frequency. The internal DCO provides a fast turn-on clock source and stabilizes in less than 5  $\mu$ s. The UCS module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32-kHz watch crystal, a high-frequency crystal, the internal low-frequency oscillator (VLO), the trimmed low-frequency oscillator (REFO), or the internal digitally controlled oscillator DCO.

- Main clock (MCLK), the system clock used by the CPU. MCLK can be sourced by same sources made available to ACLK.
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules. SMCLK can be sourced by same sources made available to ACLK.
- ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, ACLK/8, ACLK/16, ACLK/32.

### 8.9.3 Power Management Module (PMM)

The PMM includes an integrated voltage regulator that supplies the core voltage to the device and contains programmable output levels to provide for power optimization. The PMM also includes supply voltage supervisor (SVS) and supply voltage monitoring (SVM) circuitry, as well as brownout protection. The brownout circuit is implemented to provide the proper internal reset signal to the device during power-on and power-off. The SVS/SVM circuitry detects if the supply voltage drops below a user-selectable level and supports both supply voltage supervision (the device is automatically reset) and supply voltage monitoring (SVM, the device is not automatically reset). SVS and SVM circuitry is available on the primary supply and core supply.

### 8.9.4 Hardware Multiplier (MPY)

The multiplication operation is supported by a dedicated peripheral module. The module performs operations with 32-bit, 24-bit, 16-bit, and 8-bit operands. The module is capable of supporting signed and unsigned multiplication as well as signed and unsigned multiply and accumulate operations.

### 8.9.5 Real-Time Clock (RTC\_A)

The RTC\_A module can be used as a general-purpose 32-bit counter (counter mode) or as an integrated real-time clock (RTC) (calendar mode). In counter mode, the RTC\_A also includes two independent 8-bit timers that can be cascaded to form a 16-bit timer/counter. Both timers can be read and written by software. Calendar mode integrates an internal calendar which compensates for months with less than 31 days and includes leap year correction. The RTC\_A also supports flexible alarm functions and offset-calibration hardware.

### 8.9.6 Watchdog Timer (WDT\_A)

The primary function of the watchdog timer (WDT\_A) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

### 8.9.7 System Module (SYS)

The SYS module handles many of the system functions within the device. These include power on reset and power up clear handling, NMI source selection and management, reset interrupt vector generators, boot strap loader entry mechanisms, as well as, configuration management (device descriptors). It also includes a data exchange mechanism via JTAG called a JTAG mailbox that can be used in the application.

表 8-5. System Module Interrupt Vector Registers

INTERRUPT VECTOR REGISTER	ADDRESS	INTERRUPT EVENT	VALUE	PRIORITY
SYSRSTIV, System Reset	019Eh	No interrupt pending	00h	
		Brownout (BOR)	02h	Highest
		RST/NMI (POR)	04h	
		PMMSWBOR (BOR)	06h	
		Wakeup from LPMx.5	08h	
		Security violation (BOR)	0Ah	
		SVSL (POR)	0Ch	
		SVSH (POR)	0Eh	
		SVML_OVP (POR)	10h	
		SVMH_OVP (POR)	12h	
		PMMSWPOR (POR)	14h	
		WDT timeout (PUC)	16h	
		WDT password violation (PUC)	18h	
		KEYV flash password violation (PUC)	1Ah	
		Reserved	1Ch	
		Peripheral area fetch (PUC)	1Eh	
		PMM password violation (PUC)	20h	
Reserved	22h to 3Eh	Lowest		
SYSSNIV, System NMI	019Ch	No interrupt pending	00h	
		SVMLIFG	02h	Highest
		SVMHIFG	04h	
		SVSMLDLYIFG	06h	
		SVSMHDLYIFG	08h	
		VMAIFG	0Ah	
		JMBINIFG	0Ch	
		JMBOUTIFG	0Eh	
		SVMLVLRIFG	10h	
		SVMHVLRFIFG	12h	
		Reserved	14h to 1Eh	Lowest
		SYSUNIV, User NMI	019Ah	No interrupt pending
NMIFG	02h			Highest
OFIFG	04h			
ACCVIFG	06h			
Reserved	08h			
Reserved	0Ah to 1Eh			Lowest

### 8.9.8 DMA Controller

The DMA controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA controller can be used to move data from the ADC12\_A conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode, without having to awaken to move data to or from a peripheral.

**表 8-6. DMA Trigger Assignments**

TRIGGER	CHANNEL		
	0	1	2
0	DMAREQ	DMAREQ	DMAREQ
1	TA0CCR0 CCIFG	TA0CCR0 CCIFG	TA0CCR0 CCIFG
2	TA0CCR2 CCIFG	TA0CCR2 CCIFG	TA0CCR2 CCIFG
3	TA1CCR0 CCIFG	TA1CCR0 CCIFG	TA1CCR0 CCIFG
4	TA1CCR2 CCIFG	TA1CCR2 CCIFG	TA1CCR2 CCIFG
5	TB0CCR0 CCIFG	TB0CCR0 CCIFG	TB0CCR0 CCIFG
6	TB0CCR2 CCIFG	TB0CCR2 CCIFG	TB0CCR2 CCIFG
7	Reserved	Reserved	Reserved
8	Reserved	Reserved	Reserved
9	Reserved	Reserved	Reserved
10	Reserved	Reserved	Reserved
11	Reserved	Reserved	Reserved
12	Reserved	Reserved	Reserved
13	Reserved	Reserved	Reserved
14	Reserved	Reserved	Reserved
15	Reserved	Reserved	Reserved
16	UCA0RXIFG	UCA0RXIFG	UCA0RXIFG
17	UCA0TXIFG	UCA0TXIFG	UCA0TXIFG
18	UCB0RXIFG	UCB0RXIFG	UCB0RXIFG
19	UCB0TXIFG	UCB0TXIFG	UCB0TXIFG
20	UCA1RXIFG	UCA1RXIFG	UCA1RXIFG
21	UCA1TXIFG	UCA1TXIFG	UCA1TXIFG
22	UCB1RXIFG	UCB1RXIFG	UCB1RXIFG
23	UCB1TXIFG	UCB1TXIFG	UCB1TXIFG
24	ADC12IFGx	ADC12IFGx	ADC12IFGx
25	Reserved	Reserved	Reserved
26	Reserved	Reserved	Reserved
27	Reserved	Reserved	Reserved
28	Reserved	Reserved	Reserved
29	MPY ready	MPY ready	MPY ready
30	DMA2IFG	DMA0IFG	DMA1IFG
31	DMAE0	DMAE0	DMAE0

### 8.9.9 Universal Serial Communication Interface (USCI)

The USCI modules are used for serial data communication. The USCI module supports synchronous communication protocols such as SPI (3 or 4 pin) and I<sup>2</sup>C, and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection, and IrDA. Each USCI module contains two portions, A and B.

The USCI\_An module provides support for SPI (3 pin or 4 pin), UART, enhanced UART, or IrDA.

The USCI\_Bn module provides support for SPI (3 pin or 4 pin) or I2C.

The MSP430F5438A, MSP430F5436A, and MSP430F5419A include four complete USCI modules (n = 0 to 3). The MSP430F5437A, MSP430F5435A, and MSP430F5418A include two complete USCI modules (n = 0 to 1).



### 8.9.10 TA0

TA0 is a 16-bit timer/counter (Timer\_A type) with five capture/compare registers. It can support multiple capture/compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

**表 8-7. TA0 Signal Connections**

INPUT PIN NUMBER	DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL	OUTPUT PIN NUMBER
17, H1-P1.0	TA0CLK	TACLK	Timer	NA	NA	
	ACLK	ACLK				
	SMCLK	SMCLK				
17, H1-P1.0	TA0CLK	TACLK	CCR0	TA0	TA0.0	18, H4-P1.1
18, H4-P1.1	TA0.0	CCI0A				57, H9-P8.0
57, H9-P8.0	TA0.0	CCI0B				ADC12 (internal) ADC12SHSx = {1}
	DV <sub>SS</sub>	GND				
	DV <sub>CC</sub>	V <sub>CC</sub>				
19, J4-P1.2	TA0.1	CCI1A	CCR1	TA1	TA0.1	19, J4-P1.2
58, H11-P8.1	TA0.1	CCI1B				58, H11-P8.1
	DV <sub>SS</sub>	GND				
	DV <sub>CC</sub>	V <sub>CC</sub>				
20, J1-P1.3	TA0.2	CCI2A	CCR2	TA2	TA0.2	20, J1-P1.3
59, H12-P8.2	TA0.2	CCI2B				59, H12-P8.2
	DV <sub>SS</sub>	GND				
	DV <sub>CC</sub>	V <sub>CC</sub>				
21, J2-P1.4	TA0.3	CCI3A	CCR3	TA3	TA0.3	21, J2-P1.4
60, G9-P8.3	TA0.3	CCI3B				60, G9-P8.3
	DV <sub>SS</sub>	GND				
	DV <sub>CC</sub>	V <sub>CC</sub>				
22, K1-P1.5	TA0.4	CCI4A	CCR4	TA4	TA0.4	22, K1-P1.5
61, G11-P8.4	TA0.4	CCI4B				61, G11-P8.4
	DV <sub>SS</sub>	GND				
	DV <sub>CC</sub>	V <sub>CC</sub>				

### 8.9.11 TA1

TA1 is a 16-bit timer/counter (Timer\_A type) with three capture/compare registers. It can support multiple capture/comparers, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

**表 8-8. TA1 Signal Connections**

INPUT PIN NUMBER	DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL	OUTPUT PIN NUMBER
25, M1-P2.0	TA1CLK	TACLK	Timer	NA	NA	
	ACLK	ACLK				
	SMCLK	SMCLK				
25, M1-P2.0	TA1CLK	TACLK				
26, L2-P2.1	TA1.0	CCI0A	CCR0	TA0	TA1.0	26, L2-P2.1
65, F11-P8.5	TA1.0	CCI0B				65, F11-P8.5
	DV <sub>SS</sub>	GND				
	DV <sub>CC</sub>	V <sub>CC</sub>				
27, M2-P2.2	TA1.1	CCI1A	CCR1	TA1	TA1.1	27, M2-P2.2
66, E11-P8.6	TA1.1	CCI1B				66, E11-P8.6
	DV <sub>SS</sub>	GND				
	DV <sub>CC</sub>	V <sub>CC</sub>				
28, L3-P2.3	TA1.2	CCI2A	CCR2	TA2	TA1.2	28, L3-P2.3
56, J12-P7.3	TA1.2	CCI2B				56, J12-P7.3
	DV <sub>SS</sub>	GND				
	DV <sub>CC</sub>	V <sub>CC</sub>				

### 8.9.12 TB0

TB0 is a 16-bit timer/counter (Timer\_B type) with seven capture/compare registers. It can support multiple capture/comparisons, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

**表 8-9. TB0 Signal Connections**

INPUT PIN NUMBER	DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL	OUTPUT PIN NUMBER
50, M12-P4.7	TB0CLK	TBCLK	Timer	NA	NA	
	ACLK	ACLK				
	SMCLK	SMCLK				
50, M12-P4.7	TB0CLK	TBCLK				
43, J8-P4.0	TB0.0	CCI0A	CCR0	TB0	TB0.0	43, J8-P4.0
43, J8-P4.0	TB0.0	CCI0B				ADC12 (internal) ADC12SHSx = {2}
	DV <sub>SS</sub>	GND				
	DV <sub>CC</sub>	V <sub>CC</sub>				
44, M9-P4.1	TB0.1	CCI1A	CCR1	TB1	TB0.1	44, M9-P4.1
44, M9-P4.1	TB0.1	CCI1B				ADC12 (internal) ADC12SHSx = {3}
	DV <sub>SS</sub>	GND				
	DV <sub>CC</sub>	V <sub>CC</sub>				
45, L9-P4.2	TB0.2	CCI2A	CCR2	TB2	TB0.2	45, L9-P4.2
45, L9-P4.2	TB0.2	CCI2B				
	DV <sub>SS</sub>	GND				
	DV <sub>CC</sub>	V <sub>CC</sub>				
46, L10-P4.3	TB0.3	CCI3A	CCR3	TB3	TB0.3	46, L10-P4.3
46, L10-P4.3	TB0.3	CCI3B				
	DV <sub>SS</sub>	GND				
	DV <sub>CC</sub>	V <sub>CC</sub>				
47, M10-P4.4	TB0.4	CCI4A	CCR4	TB4	TB0.4	47, M10-P4.4
47, M10-P4.4	TB0.4	CCI4B				
	DV <sub>SS</sub>	GND				
	DV <sub>CC</sub>	V <sub>CC</sub>				
48, L11-P4.5	TB0.5	CCI5A	CCR5	TB5	TB0.5	48, L11-P4.5
48, L11-P4.5	TB0.5	CCI5B				
	DV <sub>SS</sub>	GND				
	DV <sub>CC</sub>	V <sub>CC</sub>				
49, M11-P4.6	TB0.6	CCI6A	CCR6	TB6	TB0.6	49, M11-P4.6
	ACLK (internal)	CCI6B				
	DV <sub>SS</sub>	GND				
	DV <sub>CC</sub>	V <sub>CC</sub>				

### 8.9.13 ADC12\_A

The ADC12\_A module supports fast 12-bit analog-to-digital conversions. The module implements a 12-bit SAR core, sample select control, reference generator, and a 16-word conversion-and-control buffer. The conversion-and-control buffer allows up to 16 independent ADC samples to be converted and stored without any CPU intervention.

### 8.9.14 CRC16

The CRC16 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. The CRC16 module signature is based on the CRC-CCITT standard.

### 8.9.15 REF Voltage Reference

The reference module (REF) is responsible for generation of all critical reference voltages that can be used by the various analog peripherals in the device.

### 8.9.16 Embedded Emulation Module (EEM) (L Version)

The EEM supports real-time in-system debugging. The L version of the EEM implemented on all devices has the following features:

- Eight hardware triggers or breakpoints on memory access
- Two hardware trigger or breakpoint on CPU register write access
- Up to ten hardware triggers can be combined to form complex triggers or breakpoints
- Two cycle counters
- Sequencer
- State storage
- Clock control on module level

### 8.9.17 Peripheral File Map

**表 8-10. Peripherals**

MODULE NAME	BASE ADDRESS	OFFSET ADDRESS RANGE
Special Functions (see 表 8-11)	0100h	000h - 01Fh
PMM (see 表 8-12)	0120h	000h - 010h
Flash Control (see 表 8-13)	0140h	000h - 00Fh
CRC16 (see 表 8-14)	0150h	000h - 007h
RAM Control (see 表 8-15)	0158h	000h - 001h
Watchdog (see 表 8-16)	015Ch	000h - 001h
UCS (see 表 8-17)	0160h	000h - 01Fh
SYS (see 表 8-18)	0180h	000h - 01Fh
Shared Reference (see 表 8-19)	01B0h	000h - 001h
Port P1, P2 (see 表 8-20)	0200h	000h - 01Fh
Port P3, P4 (see 表 8-21)	0220h	000h - 00Bh
Port P5, P6 (see 表 8-22)	0240h	000h - 00Bh
Port P7, P8 (see 表 8-23)	0260h	000h - 00Bh
Port P9, P10 (see 表 8-24)	0280h	000h - 00Bh
Port P11 (see 表 8-25)	02A0h	000h - 00Ah
Port PJ (see 表 8-26)	0320h	000h - 01Fh
TA0 (see 表 8-27)	0340h	000h - 02Eh
TA1 (see 表 8-28)	0380h	000h - 02Eh
TB0 (see 表 8-29)	03C0h	000h - 02Eh
Real Timer Clock (RTC_A) (see 表 8-30)	04A0h	000h - 01Bh

**表 8-10. Peripherals (continued)**

MODULE NAME	BASE ADDRESS	OFFSET ADDRESS RANGE
32-bit Hardware Multiplier (see 表 8-31)	04C0h	000h - 02Fh
DMA General Control (see 表 8-32)	0500h	000h - 00Fh
DMA Channel 0 (see 表 8-32)	0510h	000h - 00Ah
DMA Channel 1 (see 表 8-32)	0520h	000h - 00Ah
DMA Channel 2 (see 表 8-32)	0530h	000h - 00Ah
USCI_A0 (see 表 8-33)	05C0h	000h - 01Fh
USCI_B0 (see 表 8-34)	05E0h	000h - 01Fh
USCI_A1 (see 表 8-35)	0600h	000h - 01Fh
USCI_B1 (see 表 8-36)	0620h	000h - 01Fh
USCI_A2 (see 表 8-37)	0640h	000h - 01Fh
USCI_B2 (see 表 8-38)	0660h	000h - 01Fh
USCI_A3 (see 表 8-39)	0680h	000h - 01Fh
USCI_B3 (see 表 8-40)	06A0h	000h - 01Fh
ADC12_A (see 表 8-41)	0700h	000h - 03Eh

**表 8-11. Special Function Registers (Base Address: 0100h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
SFR interrupt enable	SFRIE1	00h
SFR interrupt flag	SFRIFG1	02h
SFR reset pin control	SFRRPCR	04h

**表 8-12. PMM Registers (Base Address: 0120h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
PMM Control 0	PMMCTL0	00h
PMM control 1	PMMCTL1	02h
SVS high side control	SVSMHCTL	04h
SVS low side control	SVSMLCTL	06h
PMM interrupt flags	PMMIFG	0Ch
PMM interrupt enable	PMMIE	0Eh
PMM power mode 5 control	PM5CTL0	10h

**表 8-13. Flash Control Registers (Base Address: 0140h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
Flash control 1	FCTL1	00h
Flash control 3	FCTL3	04h
Flash control 4	FCTL4	06h

**表 8-14. CRC16 Registers (Base Address: 0150h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
CRC data input	CRC16DI	00h
CRC data input reverse byte	CRCDIRB	02h
CRC initialization and result	CRCINIRES	04h
CRC result reverse byte	CRCRESR	06h

**表 8-15. RAM Control Registers (Base Address: 0158h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
RAM control 0	RCCTL0	00h

**表 8-16. Watchdog Registers (Base Address: 015Ch)**

REGISTER DESCRIPTION	REGISTER	OFFSET
Watchdog timer control	WDTCTL	00h

**表 8-17. UCS Registers (Base Address: 0160h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
UCS control 0	UCSCTL0	00h
UCS control 1	UCSCTL1	02h
UCS control 2	UCSCTL2	04h
UCS control 3	UCSCTL3	06h
UCS control 4	UCSCTL4	08h
UCS control 5	UCSCTL5	0Ah
UCS control 6	UCSCTL6	0Ch
UCS control 7	UCSCTL7	0Eh
UCS control 8	UCSCTL8	10h

**表 8-18. SYS Registers (Base Address: 0180h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
System control	SYSCTL	00h
Bootstrap loader configuration area	SYSBSLC	02h
JTAG mailbox control	SYSJMBC	06h
JTAG mailbox input 0	SYSJMBI0	08h
JTAG mailbox input 1	SYSJMBI1	0Ah
JTAG mailbox output 0	SYSJMBO0	0Ch
JTAG mailbox output 1	SYSJMBO1	0Eh
Bus Error vector generator	SYSBERRIV	18h
User NMI vector generator	SYSUNIV	1Ah
System NMI vector generator	SYSSNIV	1Ch
Reset vector generator	SYSRSTIV	1Eh

**表 8-19. Shared Reference Registers (Base Address: 01B0h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
Shared reference control	REFCTL	00h

**表 8-20. Port P1, P2 Registers (Base Address: 0200h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P1 input	P1IN	00h
Port P1 output	P1OUT	02h
Port P1 direction	P1DIR	04h
Port P1 pullup/pulldown enable	P1REN	06h
Port P1 drive strength	P1DS	08h
Port P1 selection	P1SEL	0Ah
Port P1 interrupt vector word	P1IV	0Eh
Port P1 interrupt edge select	P1IES	18h
Port P1 interrupt enable	P1IE	1Ah
Port P1 interrupt flag	P1IFG	1Ch

**表 8-20. Port P1, P2 Registers (Base Address: 0200h) (continued)**

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P2 input	P2IN	01h
Port P2 output	P2OUT	03h
Port P2 direction	P2DIR	05h
Port P2 pullup/pulldown enable	P2REN	07h
Port P2 drive strength	P2DS	09h
Port P2 selection	P2SEL	0Bh
Port P2 interrupt vector word	P2IV	1Eh
Port P2 interrupt edge select	P2IES	19h
Port P2 interrupt enable	P2IE	1Bh
Port P2 interrupt flag	P2IFG	1Dh

**表 8-21. Port P3, P4 Registers (Base Address: 0220h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P3 input	P3IN	00h
Port P3 output	P3OUT	02h
Port P3 direction	P3DIR	04h
Port P3 pullup/pulldown enable	P3REN	06h
Port P3 drive strength	P3DS	08h
Port P3 selection	P3SEL	0Ah
Port P4 input	P4IN	01h
Port P4 output	P4OUT	03h
Port P4 direction	P4DIR	05h
Port P4 pullup/pulldown enable	P4REN	07h
Port P4 drive strength	P4DS	09h
Port P4 selection	P4SEL	0Bh

**表 8-22. Port P5, P6 Registers (Base Address: 0240h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P5 input	P5IN	00h
Port P5 output	P5OUT	02h
Port P5 direction	P5DIR	04h
Port P5 pullup/pulldown enable	P5REN	06h
Port P5 drive strength	P5DS	08h
Port P5 selection	P5SEL	0Ah
Port P6 input	P6IN	01h
Port P6 output	P6OUT	03h
Port P6 direction	P6DIR	05h
Port P6 pullup/pulldown enable	P6REN	07h
Port P6 drive strength	P6DS	09h
Port P6 selection	P6SEL	0Bh

**表 8-23. Port P7, P8 Registers (Base Address: 0260h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P7 input	P7IN	00h
Port P7 output	P7OUT	02h
Port P7 direction	P7DIR	04h
Port P7 pullup/pulldown enable	P7REN	06h

**表 8-23. Port P7, P8 Registers (Base Address: 0260h) (continued)**

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P7 drive strength	P7DS	08h
Port P7 selection	P7SEL	0Ah
Port P8 input	P8IN	01h
Port P8 output	P8OUT	03h
Port P8 direction	P8DIR	05h
Port P8 pullup/pulldown enable	P8REN	07h
Port P8 drive strength	P8DS	09h
Port P8 selection	P8SEL	0Bh

**表 8-24. Port P9, P10 Registers (Base Address: 0280h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P9 input	P9IN	00h
Port P9 output	P9OUT	02h
Port P9 direction	P9DIR	04h
Port P9 pullup/pulldown enable	P9REN	06h
Port P9 drive strength	P9DS	08h
Port P9 selection	P9SEL	0Ah
Port P10 input	P10IN	01h
Port P10 output	P10OUT	03h
Port P10 direction	P10DIR	05h
Port P10 pullup/pulldown enable	P10REN	07h
Port P10 drive strength	P10DS	09h
Port P10 selection	P10SEL	0Bh

**表 8-25. Port P11 Registers (Base Address: 02A0h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P11 input	P11IN	00h
Port P11 output	P11OUT	02h
Port P11 direction	P11DIR	04h
Port P11 pullup/pulldown enable	P11REN	06h
Port P11 drive strength	P11DS	08h
Port P11 selection	P11SEL	0Ah

**表 8-26. Port J Registers (Base Address: 0320h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
Port PJ input	PJIN	00h
Port PJ output	PJOUT	02h
Port PJ direction	PJDIR	04h
Port PJ pullup/pulldown enable	PJREN	06h
Port PJ drive strength	PJDS	08h

**表 8-27. TA0 Registers (Base Address: 0340h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
TA0 control	TA0CTL	00h
Capture/compare control 0	TA0CCTL0	02h
Capture/compare control 1	TA0CCTL1	04h
Capture/compare control 2	TA0CCTL2	06h
Capture/compare control 3	TA0CCTL3	08h



**表 8-27. TA0 Registers (Base Address: 0340h) (continued)**

REGISTER DESCRIPTION	REGISTER	OFFSET
Capture/compare control 4	TA0CTL4	0Ah
TA0 counter register	TA0R	10h
Capture/compare register 0	TA0CCR0	12h
Capture/compare register 1	TA0CCR1	14h
Capture/compare register 2	TA0CCR2	16h
Capture/compare register 3	TA0CCR3	18h
Capture/compare register 4	TA0CCR4	1Ah
TA0 expansion register 0	TA0EX0	20h
TA0 interrupt vector	TA0IV	2Eh

**表 8-28. TA1 Registers (Base Address: 0380h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
TA1 control	TA1CTL	00h
Capture/compare control 0	TA1CCTL0	02h
Capture/compare control 1	TA1CCTL1	04h
Capture/compare control 2	TA1CCTL2	06h
TA1 counter register	TA1R	10h
Capture/compare register 0	TA1CCR0	12h
Capture/compare register 1	TA1CCR1	14h
Capture/compare register 2	TA1CCR2	16h
TA1 expansion register 0	TA1EX0	20h
TA1 interrupt vector	TA1IV	2Eh

**表 8-29. TB0 Registers (Base Address: 03C0h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
TB0 control	TB0CTL	00h
Capture/compare control 0	TB0CCTL0	02h
Capture/compare control 1	TB0CCTL1	04h
Capture/compare control 2	TB0CCTL2	06h
Capture/compare control 3	TB0CCTL3	08h
Capture/compare control 4	TB0CCTL4	0Ah
Capture/compare control 5	TB0CCTL5	0Ch
Capture/compare control 6	TB0CCTL6	0Eh
TB0 register	TB0R	10h
Capture/compare register 0	TB0CCR0	12h
Capture/compare register 1	TB0CCR1	14h
Capture/compare register 2	TB0CCR2	16h
Capture/compare register 3	TB0CCR3	18h
Capture/compare register 4	TB0CCR4	1Ah
Capture/compare register 5	TB0CCR5	1Ch
Capture/compare register 6	TB0CCR6	1Eh
TB0 expansion register 0	TB0EX0	20h
TB0 interrupt vector	TB0IV	2Eh

**表 8-30. Real Time Clock Registers (Base Address: 04A0h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
RTC control 0	RTCCTL0	00h

**表 8-30. Real Time Clock Registers (Base Address: 04A0h) (continued)**

REGISTER DESCRIPTION	REGISTER	OFFSET
RTC control 1	RTCCTL1	01h
RTC control 2	RTCCTL2	02h
RTC control 3	RTCCTL3	03h
RTC prescaler 0 control	RTCPS0CTL	08h
RTC prescaler 1 control	RTCPS1CTL	0Ah
RTC prescaler 0	RTCPS0	0Ch
RTC prescaler 1	RTCPS1	0Dh
RTC interrupt vector word	RTCIV	0Eh
RTC seconds/counter register 1	RTCSEC/RTCNT1	10h
RTC minutes/counter register 2	RTCMIN/RTCNT2	11h
RTC hours/counter register 3	RTCHOUR/RTCNT3	12h
RTC day of week/counter register 4	RTCADOW/RTCNT4	13h
RTC days	RTCDAY	14h
RTC month	RTCMON	15h
RTC year low	RTCYEARL	16h
RTC year high	RTCYEARH	17h
RTC alarm minutes	RTCAMIN	18h
RTC alarm hours	RTCAHOUR	19h
RTC alarm day of week	RTCADOW	1Ah
RTC alarm days	RTCADAY	1Bh

**表 8-31. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
16-bit operand 1 – multiply	MPY	00h
16-bit operand 1 – signed multiply	MPYS	02h
16-bit operand 1 – multiply accumulate	MAC	04h
16-bit operand 1 – signed multiply accumulate	MACS	06h
16-bit operand 2	OP2	08h
16 × 16 result low word	RESLO	0Ah
16 × 16 result high word	RESHI	0Ch
16 × 16 sum extension register	SUMEXT	0Eh
32-bit operand 1 – multiply low word	MPY32L	10h
32-bit operand 1 – multiply high word	MPY32H	12h
32-bit operand 1 – signed multiply low word	MPYS32L	14h
32-bit operand 1 – signed multiply high word	MPYS32H	16h
32-bit operand 1 – multiply accumulate low word	MAC32L	18h
32-bit operand 1 – multiply accumulate high word	MAC32H	1Ah
32-bit operand 1 – signed multiply accumulate low word	MACS32L	1Ch
32-bit operand 1 – signed multiply accumulate high word	MACS32H	1Eh
32-bit operand 2 – low word	OP2L	20h
32-bit operand 2 – high word	OP2H	22h
32 × 32 result 0 – least significant word	RES0	24h
32 × 32 result 1	RES1	26h
32 × 32 result 2	RES2	28h
32 × 32 result 3 – most significant word	RES3	2Ah
MPY32 control register 0	MPY32CTL0	2Ch

**表 8-32. DMA Registers (Base Address DMA General Control: 0500h,  
DMA Channel 0: 0510h, DMA Channel 1: 0520h, DMA Channel 2: 0530h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
DMA channel 0 control	DMA0CTL	00h
DMA channel 0 source address low	DMA0SAL	02h
DMA channel 0 source address high	DMA0SAH	04h
DMA channel 0 destination address low	DMA0DAL	06h
DMA channel 0 destination address high	DMA0DAH	08h
DMA channel 0 transfer size	DMA0SZ	0Ah
DMA channel 1 control	DMA1CTL	00h
DMA channel 1 source address low	DMA1SAL	02h
DMA channel 1 source address high	DMA1SAH	04h
DMA channel 1 destination address low	DMA1DAL	06h
DMA channel 1 destination address high	DMA1DAH	08h
DMA channel 1 transfer size	DMA1SZ	0Ah
DMA channel 2 control	DMA2CTL	00h
DMA channel 2 source address low	DMA2SAL	02h
DMA channel 2 source address high	DMA2SAH	04h
DMA channel 2 destination address low	DMA2DAL	06h
DMA channel 2 destination address high	DMA2DAH	08h
DMA channel 2 transfer size	DMA2SZ	0Ah
DMA module control 0	DMACTL0	00h
DMA module control 1	DMACTL1	02h
DMA module control 2	DMACTL2	04h
DMA module control 3	DMACTL3	06h
DMA module control 4	DMACTL4	08h
DMA interrupt vector	DMAIV	0Eh

**表 8-33. USCI\_A0 Registers (Base Address: 05C0h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI control 1	UCA0CTL1	00h
USCI control 0	UCA0CTL0	01h
USCI baud rate 0	UCA0BR0	06h
USCI baud rate 1	UCA0BR1	07h
USCI modulation control	UCA0MCTL	08h
USCI status	UCA0STAT	0Ah
USCI receive buffer	UCA0RXBUF	0Ch
USCI transmit buffer	UCA0TXBUF	0Eh
USCI LIN control	UCA0ABCTL	10h
USCI IrDA transmit control	UCA0IRTCTL	12h
USCI IrDA receive control	UCA0IRRCTL	13h
USCI interrupt enable	UCA0IE	1Ch
USCI interrupt flags	UCA0IFG	1Dh
USCI interrupt vector word	UCA0IV	1Eh

**表 8-34. USCI\_B0 Registers (Base Address: 05E0h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI synchronous control 1	UCB0CTL1	00h
USCI synchronous control 0	UCB0CTL0	01h

**表 8-34. USCI\_B0 Registers (Base Address: 05E0h) (continued)**

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI synchronous bit rate 0	UCB0BR0	06h
USCI synchronous bit rate 1	UCB0BR1	07h
USCI synchronous status	UCB0STAT	0Ah
USCI synchronous receive buffer	UCB0RXBUF	0Ch
USCI synchronous transmit buffer	UCB0TXBUF	0Eh
USCI I2C own address	UCB0I2COA	10h
USCI I2C slave address	UCB0I2CSA	12h
USCI interrupt enable	UCB0IE	1Ch
USCI interrupt flags	UCB0IFG	1Dh
USCI interrupt vector word	UCB0IV	1Eh

**表 8-35. USCI\_A1 Registers (Base Address: 0600h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI control 1	UCA1CTL1	00h
USCI control 0	UCA1CTL0	01h
USCI baud rate 0	UCA1BR0	06h
USCI baud rate 1	UCA1BR1	07h
USCI modulation control	UCA1MCTL	08h
USCI status	UCA1STAT	0Ah
USCI receive buffer	UCA1RXBUF	0Ch
USCI transmit buffer	UCA1TXBUF	0Eh
USCI LIN control	UCA1ABCTL	10h
USCI IrDA transmit control	UCA1IRTCTL	12h
USCI IrDA receive control	UCA1IRRCTL	13h
USCI interrupt enable	UCA1IE	1Ch
USCI interrupt flags	UCA1IFG	1Dh
USCI interrupt vector word	UCA1IV	1Eh

**表 8-36. USCI\_B1 Registers (Base Address: 0620h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI synchronous control 1	UCB1CTL1	00h
USCI synchronous control 0	UCB1CTL0	01h
USCI synchronous bit rate 0	UCB1BR0	06h
USCI synchronous bit rate 1	UCB1BR1	07h
USCI synchronous status	UCB1STAT	0Ah
USCI synchronous receive buffer	UCB1RXBUF	0Ch
USCI synchronous transmit buffer	UCB1TXBUF	0Eh
USCI I2C own address	UCB1I2COA	10h
USCI I2C slave address	UCB1I2CSA	12h
USCI interrupt enable	UCB1IE	1Ch
USCI interrupt flags	UCB1IFG	1Dh
USCI interrupt vector word	UCB1IV	1Eh

**表 8-37. USCI\_A2 Registers (Base Address: 0640h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI control 1	UCA2CTL1	00h
USCI control 0	UCA2CTL0	01h

**表 8-37. USCI\_A2 Registers (Base Address: 0640h) (continued)**

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI baud rate 0	UCA2BR0	06h
USCI baud rate 1	UCA2BR1	07h
USCI modulation control	UCA2MCTL	08h
USCI status	UCA2STAT	0Ah
USCI receive buffer	UCA2RXBUF	0Ch
USCI transmit buffer	UCA2TXBUF	0Eh
USCI LIN control	UCA2ABCTL	10h
USCI IrDA transmit control	UCA2IRTCTL	12h
USCI IrDA receive control	UCA2IRRCTL	13h
USCI interrupt enable	UCA2IE	1Ch
USCI interrupt flags	UCA2IFG	1Dh
USCI interrupt vector word	UCA2IV	1Eh

**表 8-38. USCI\_B2 Registers (Base Address: 0660h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI synchronous control 1	UCB2CTL1	00h
USCI synchronous control 0	UCB2CTL0	01h
USCI synchronous bit rate 0	UCB2BR0	06h
USCI synchronous bit rate 1	UCB2BR1	07h
USCI synchronous status	UCB2STAT	0Ah
USCI synchronous receive buffer	UCB2RXBUF	0Ch
USCI synchronous transmit buffer	UCB2TXBUF	0Eh
USCI I2C own address	UCB2I2COA	10h
USCI I2C slave address	UCB2I2CSA	12h
USCI interrupt enable	UCB2IE	1Ch
USCI interrupt flags	UCB2IFG	1Dh
USCI interrupt vector word	UCB2IV	1Eh

**表 8-39. USCI\_A3 Registers (Base Address: 0680h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI control 1	UCA3CTL1	00h
USCI control 0	UCA3CTL0	01h
USCI baud rate 0	UCA3BR0	06h
USCI baud rate 1	UCA3BR1	07h
USCI modulation control	UCA3MCTL	08h
USCI status	UCA3STAT	0Ah
USCI receive buffer	UCA3RXBUF	0Ch
USCI transmit buffer	UCA3TXBUF	0Eh
USCI LIN control	UCA3ABCTL	10h
USCI IrDA transmit control	UCA3IRTCTL	12h
USCI IrDA receive control	UCA3IRRCTL	13h
USCI interrupt enable	UCA3IE	1Ch
USCI interrupt flags	UCA3IFG	1Dh
USCI interrupt vector word	UCA3IV	1Eh

**表 8-40. USCI\_B3 Registers (Base Address: 06A0h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI synchronous control 1	UCB3CTL1	00h
USCI synchronous control 0	UCB3CTL0	01h
USCI synchronous bit rate 0	UCB3BR0	06h
USCI synchronous bit rate 1	UCB3BR1	07h
USCI synchronous status	UCB3STAT	0Ah
USCI synchronous receive buffer	UCB3RXBUF	0Ch
USCI synchronous transmit buffer	UCB3TXBUF	0Eh
USCI I2C own address	UCB3I2COA	10h
USCI I2C slave address	UCB3I2CSA	12h
USCI interrupt enable	UCB3IE	1Ch
USCI interrupt flags	UCB3IFG	1Dh
USCI interrupt vector word	UCB3IV	1Eh

**表 8-41. ADC12\_A Registers (Base Address: 0700h)**

REGISTER DESCRIPTION	REGISTER	OFFSET
Control register 0	ADC12CTL0	00h
Control register 1	ADC12CTL1	02h
Control register 2	ADC12CTL2	04h
Interrupt-flag register	ADC12IFG	0Ah
Interrupt-enable register	ADC12IE	0Ch
Interrupt-vector-word register	ADC12IV	0Eh
ADC memory-control register 0	ADC12MCTL0	10h
ADC memory-control register 1	ADC12MCTL1	11h
ADC memory-control register 2	ADC12MCTL2	12h
ADC memory-control register 3	ADC12MCTL3	13h
ADC memory-control register 4	ADC12MCTL4	14h
ADC memory-control register 5	ADC12MCTL5	15h
ADC memory-control register 6	ADC12MCTL6	16h
ADC memory-control register 7	ADC12MCTL7	17h
ADC memory-control register 8	ADC12MCTL8	18h
ADC memory-control register 9	ADC12MCTL9	19h
ADC memory-control register 10	ADC12MCTL10	1Ah
ADC memory-control register 11	ADC12MCTL11	1Bh
ADC memory-control register 12	ADC12MCTL12	1Ch
ADC memory-control register 13	ADC12MCTL13	1Dh
ADC memory-control register 14	ADC12MCTL14	1Eh
ADC memory-control register 15	ADC12MCTL15	1Fh
Conversion memory 0	ADC12MEM0	20h
Conversion memory 1	ADC12MEM1	22h
Conversion memory 2	ADC12MEM2	24h
Conversion memory 3	ADC12MEM3	26h
Conversion memory 4	ADC12MEM4	28h
Conversion memory 5	ADC12MEM5	2Ah
Conversion memory 6	ADC12MEM6	2Ch
Conversion memory 7	ADC12MEM7	2Eh
Conversion memory 8	ADC12MEM8	30h
Conversion memory 9	ADC12MEM9	32h

**表 8-41. ADC12\_A Registers (Base Address: 0700h) (continued)**

REGISTER DESCRIPTION	REGISTER	OFFSET
Conversion memory 10	ADC12MEM10	34h
Conversion memory 11	ADC12MEM11	36h
Conversion memory 12	ADC12MEM12	38h
Conversion memory 13	ADC12MEM13	3Ah
Conversion memory 14	ADC12MEM14	3Ch
Conversion memory 15	ADC12MEM15	3Eh

## 8.9.18 Input/Output Diagrams

### 8.9.18.1 Port P1, P1.0 to P1.7, Input/Output With Schmitt Trigger






表 8-42. Port P1 (P1.0 to P1.7) Pin Functions

PIN NAME (P1.x)	x	FUNCTION	CONTROL BITS/SIGNALS	
			P1DIR.x	P1SEL.x
P1.0/TA0CLK/ACLK	0	P1.0 (I/O)	I: 0; O: 1	0
		TA0.TA0CLK	0	1
		ACLK	1	1
P1.1/TA0.0	1	P1.1 (I/O)	I: 0; O: 1	0
		TA0.CCI0A	0	1
		TA0.0	1	1
P1.2/TA0.1	2	P1.2 (I/O)	I: 0; O: 1	0
		TA0.CCI1A	0	1
		TA0.1	1	1
P1.3/TA0.2	3	P1.3 (I/O)	I: 0; O: 1	0
		TA0.CCI2A	0	1
		TA0.2	1	1
P1.4/TA0.3	4	P1.4 (I/O)	I: 0; O: 1	0
		TA0.CCI3A	0	1
		TA0.3	1	1
P1.5/TA0.4	5	P1.5 (I/O)	I: 0; O: 1	0
		TA0.CCI4A	0	1
		TA0.4	1	1
P1.6/SMCLK	6	P1.6 (I/O)	I: 0; O: 1	0
		SMCLK	1	1
P1.7	7	P1.7 (I/O)	I: 0; O: 1	0

**8.9.18.2 Port P2, P2.0 to P2.7, Input/Output With Schmitt Trigger**




表 8-43. Port P2 (P2.0 to P2.7) Pin Functions

PIN NAME (P2.x)	x	FUNCTION	CONTROL BITS/SIGNALS	
			P2DIR.x	P2SEL.x
P2.0/TA1CLK/MCLK	0	P2.0 (I/O)	I: 0; O: 1	0
		TA1CLK	0	1
		MCLK	1	1
P2.1/TA1.0	1	P2.1 (I/O)	I: 0; O: 1	0
		TA1.CCI0A	0	1
		TA1.0	1	1
P2.2/TA1.1	2	P2.2 (I/O)	I: 0; O: 1	0
		TA1.CCI1A	0	1
		TA1.1	1	1
P2.3/TA1.2	3	P2.3 (I/O)	I: 0; O: 1	0
		TA1.CCI2A	0	1
		TA1.2	1	1
P2.4/RTCCLK	4	P2.4 (I/O)	I: 0; O: 1	0
		RTCCLK	1	1
P2.5	5	P2.5 (I/O)	I: 0; O: 1	0
P2.6/ACLK	6	P2.6 (I/O)	I: 0; O: 1	0
		ACLK	1	1
P2.7/ADC12CLK/DMAE0	7	P2.7 (I/O)	I: 0; O: 1	0
		DMAE0	0	1
		ADC12CLK	1	1

### 8.9.18.3 Port P3, P3.0 to P3.7, Input/Output With Schmitt Trigger





表 8-44. Port P3 (P3.0 to P3.7) Pin Functions

PIN NAME (P3.x)	x	FUNCTION	CONTROL BITS/SIGNALS <sup>(1)</sup>	
			P3DIR.x	P3SEL.x
P3.0/UCB0STE/UCA0CLK	0	P3.0 (I/O)	I: 0; O: 1	0
		UCB0STE/UCA0CLK <sup>(2) (3)</sup>	X	1
P3.1/UCB0SIMO/UCB0SDA	1	P3.1 (I/O)	I: 0; O: 1	0
		UCB0SIMO/UCB0SDA <sup>(2) (4)</sup>	X	1
P3.2/UCB0SOMI/UCB0SCL	2	P3.2 (I/O)	I: 0; O: 1	0
		UCB0SOMI/UCB0SCL <sup>(2) (4)</sup>	X	1
P3.3/UCB0CLK/UCA0STE	3	P3.3 (I/O)	I: 0; O: 1	0
		UCB0CLK/UCA0STE <sup>(2) (5)</sup>	X	1
P3.4/UCA0TXD/UCA0SIMO	4	P3.4 (I/O)	I: 0; O: 1	0
		UCA0TXD/UCA0SIMO <sup>(2)</sup>	X	1
P3.5/UCA0RXD/UCA0SOMI	5	P3.5 (I/O)	I: 0; O: 1	0
		UCA0RXD/UCA0SOMI <sup>(2)</sup>	X	1
P3.6/UCB1STE/UCA1CLK	6	P3.6 (I/O)	I: 0; O: 1	0
		UCB1STE/UCA1CLK <sup>(2) (6)</sup>	X	1
P3.7/UCB1SIMO/UCB1SDA	7	P3.7 (I/O)	I: 0; O: 1	0
		UCB1SIMO/UCB1SDA <sup>(2) (4)</sup>	X	1

- (1) X = Don't care
- (2) The pin direction is controlled by the USC1 module.
- (3) If the I2C functionality is selected, the output drives only the logical 0 to V<sub>SS</sub> level.
- (4) UCA0CLK function takes precedence over UCB0STE function. If the pin is required as UCA0CLK input or output, USC1 B0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.
- (5) UCB0CLK function takes precedence over UCA0STE function. If the pin is required as UCB0CLK input or output, USC1 A0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.
- (6) UCA1CLK function takes precedence over UCB1STE function. If the pin is required as UCA1CLK input or output, USC1 B1 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

**8.9.18.4 Port P4, P4.0 to P4.7, Input/Output With Schmitt Trigger**




**表 8-45. Port P4 (P4.0 to P4.7) Pin Functions**

PIN NAME (P4.x)	x	FUNCTION	CONTROL BITS/SIGNALS	
			P4DIR.x	P4SEL.x
P4.0/TB0.0	0	4.0 (I/O)	I: 0; O: 1	0
		TB0.CCI0A and TB0.CCI0B	0	1
		TB0.0 <sup>(1)</sup>	1	1
P4.1/TB0.1	1	4.1 (I/O)	I: 0; O: 1	0
		TB0.CCI1A and TB0.CCI1B	0	1
		TB0.1 <sup>(1)</sup>	1	1
P4.2/TB0.2	2	4.2 (I/O)	I: 0; O: 1	0
		TB0.CCI2A and TB0.CCI2B	0	1
		TB0.2 <sup>(1)</sup>	1	1
P4.3/TB0.3	3	4.3 (I/O)	I: 0; O: 1	0
		TB0.CCI3A and TB0.CCI3B	0	1
		TB0.3 <sup>(1)</sup>	1	1
P4.4/TB0.5	4	4.4 (I/O)	I: 0; O: 1	0
		TB0.CCI4A and TB0.CCI4B	0	1
		TB0.4 <sup>(1)</sup>	1	1
P4.5/TB0.5	5	4.5 (I/O)	I: 0; O: 1	0
		TB0.CCI5A and TB0.CCI5B	0	1
		TB0.5 <sup>(1)</sup>	1	1
P4.6/TB0.6	6	4.6 (I/O)	I: 0; O: 1	0
		TB0.CCI6A and TB0.CCI6B	0	1
		TB0.6 <sup>(1)</sup>	1	1
P4.7/TB0CLK/SMCLK	7	4.7 (I/O)	I: 0; O: 1	0
		TB0CLK	0	1
		SMCLK	1	1

(1) Setting TBOUTH causes all Timer\_B configured outputs to be set to high impedance.

**8.9.18.5 Port P5, P5.0 and P5.1, Input/Output With Schmitt Trigger**




**表 8-46. Port P5 (P5.0 and P5.1) Pin Functions**

PIN NAME (P5.x)	x	FUNCTION	CONTROL BITS/SIGNALS <sup>(1)</sup>		
			P5DIR.x	P5SEL.x	REFOUT
P5.0/A8/VREF+/VeREF+	0	P5.0 (I/O) <sup>(2)</sup>	I: 0; O: 1	0	X
		A8/VeREF+ <sup>(3)</sup>	X	1	0
		A8/VREF+ <sup>(4)</sup>	X	1	1
P5.1/A9/VREF-/VeREF-	1	P5.1 (I/O) <sup>(2)</sup>	I: 0; O: 1	0	X
		A9/VeREF- <sup>(5)</sup>	X	1	0
		A9/VREF- <sup>(6)</sup>	X	1	1

- (1) X = Don't care.
- (2) Default condition.
- (3) Setting the P5SEL.0 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. An external voltage can be applied to VeREF+ and used as the reference for the ADC12\_A. Channel A8, when selected with the INCHx bits, is connected to the VREF+/VeREF+ pin.
- (4) Setting the P5SEL.0 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. The ADC12\_A, VREF+ reference is available at the pin. Channel A8, when selected with the INCHx bits, is connected to the VREF+/VeREF+ pin.
- (5) Setting the P5SEL.1 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. An external voltage can be applied to VeREF- and used as the reference for the ADC12\_A. Channel A9, when selected with the INCHx bits, is connected to the VREF-/VeREF- pin.
- (6) Setting the P5SEL.1 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. The ADC12\_A, VREF- reference is available at the pin. Channel A9, when selected with the INCHx bits, is connected to the VREF-/VeREF- pin.



**8.9.18.6 Port P5, P5.2, Input/Output With Schmitt Trigger**



8.9.18.7 Port P5, P5.3, Input/Output With Schmitt Trigger




表 8-47. Port P5 (P5.2 and P5.3) Pin Functions


PIN NAME (P5.x)	x	FUNCTION	CONTROL BITS/SIGNALS <sup>(1)</sup>			
			P5DIR.x	P5SEL.2	P5SEL.3	XT2BYPASS
P5.2/XT2IN	2	P5.2 (I/O)	I: 0; O: 1	0	X	X
		XT2IN crystal mode <sup>(2)</sup>	X	1	X	0
		XT2IN bypass mode <sup>(2)</sup>	X	1	X	1
P5.3/XT2OUT	3	P5.3 (I/O)	I: 0; O: 1	0	X	X
		XT2OUT crystal mode <sup>(3)</sup>	X	1	X	0
		P5.3 (I/O) <sup>(3)</sup>	X	1	X	1

(1) X = Don't care

(2) Setting P5SEL.2 causes the general-purpose I/O to be disabled. Pending the setting of XT2BYPASS, P5.2 is configured for crystal mode or bypass mode.

(3) Setting P5SEL.2 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P5.3 can be used as general-purpose I/O.

**8.9.18.8 Port P5, P5.4 to P5.7, Input/Output With Schmitt Trigger**



**表 8-48. Port P5 (P5.4 to P5.7) Pin Functions**

PIN NAME (P5.x)	x	FUNCTION	CONTROL BITS/SIGNALS <sup>(1)</sup>	
			P5DIR.x	P5SEL.x
P5.4/UCB1SOMI/UCB1SCL	4	P5.4 (I/O)	I: 0; O: 1	0
		UCB1SOMI/UCB1SCL <sup>(2) (3)</sup>	X	1
P5.5/UCB1CLK/UCA1STE	5	P5.5 (I/O)	I: 0; O: 1	0
		UCB1CLK/UCA1STE <sup>(2) (4)</sup>	X	1
P5.6/UCA1TXD/UCA1SIMO	6	P5.6 (I/O)	I: 0; O: 1	0
		UCA1TXD/UCA1SIMO <sup>(2)</sup>	X	1
P5.7/UCA1RXD/UCA1SOMI	7	P5.7 (I/O)	I: 0; O: 1	0
		UCA1RXD/UCA1SOMI <sup>(2)</sup>	X	1

- (1) X = Don't care
- (2) The pin direction is controlled by the USC1 module.
- (3) If the I2C functionality is selected, the output drives only the logical 0 to V<sub>SS</sub> level.
- (4) UCB1CLK function takes precedence over UCA1STE function. If the pin is required as UCB1CLK input or output, USC1 A1 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

**8.9.18.9 Port P6, P6.0 to P6.7, Input/Output With Schmitt Trigger**




表 8-49. Port P6 (P6.0 to P6.7) Pin Functions


PIN NAME (P6.x)	x	FUNCTION	CONTROL BITS/SIGNALS <sup>(1)</sup>		
			P6DIR.x	P6SEL.x	INCHx
P6.0/A0	0	P6.0 (I/O)	I: 0; O: 1	0	X
		A0 <sup>(2) (3)</sup>	X	X	0
P6.1/A1	1	P6.1 (I/O)	I: 0; O: 1	0	X
		A1 <sup>(2) (3)</sup>	X	X	1
P6.2/A2	2	P6.2 (I/O)	I: 0; O: 1	0	X
		A2 <sup>(2) (3)</sup>	X	X	2
P6.3/A3	3	P6.3 (I/O)	I: 0; O: 1	0	X
		A3 <sup>(2) (3)</sup>	X	X	3
P6.4/A4	4	P6.4 (I/O)	I: 0; O: 1	0	X
		A4 <sup>(1) (2) (3)</sup>	X	X	4
P6.5/A5	5	P6.5 (I/O)	I: 0; O: 1	0	X
		A5 <sup>(2) (3)</sup>	X	X	5
P6.6/A6	6	P6.6 (I/O)	I: 0; O: 1	0	X
		A6 <sup>(2) (3)</sup>	X	X	6
P6.7/A7	7	P6.7 (I/O)	I: 0; O: 1	0	X
		A7 <sup>(2) (3)</sup>	X	X	7

(1) X = Don't care


(2) Setting the P6SEL.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

(3) The ADC12\_A channel Ax is connected internally to AV<sub>SS</sub> if not selected via the respective INCHx bits.

**8.9.18.10 Port P7, P7.0, Input/Output With Schmitt Trigger**



**8.9.18.11 Port P7, P7.1, Input/Output With Schmitt Trigger**



**表 8-50. Port P7 (P7.0 and P7.1) Pin Functions**

PIN NAME (P7.x)	x	FUNCTION	CONTROL BITS/SIGNALS <sup>(1)</sup>			
			P7DIR.x	P7SEL.0	P7SEL.1	XT1BYPASS
P7.0/XIN	0	P7.0 (I/O)	I: 0; O: 1	0	X	X
		XIN crystal mode <sup>(2)</sup>	X	1	X	0
		XIN bypass mode <sup>(2)</sup>	X	1	X	1
P7.1/XOUT	1	P7.1 (I/O)	I: 0; O: 1	0	X	X
		XOUT crystal mode <sup>(3)</sup>	X	1	X	0
		P7.1 (I/O) <sup>(3)</sup>	X	1	X	1

(1) X = Don't care

(2) Setting P7SEL.0 causes the general-purpose I/O to be disabled. Pending the setting of XT1BYPASS, P7.0 is configured for crystal mode or bypass mode.

(3) Setting P7SEL.0 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P7.1 can be used as general-purpose I/O.

8.9.18.12 Port P7, P7.2 and P7.3, Input/Output With Schmitt Trigger





表 8-51. Port P7 (P7.2 and P7.3) Pin Functions

PIN NAME (P7.x)	x	FUNCTION	CONTROL BITS/SIGNALS	
			P7DIR.x	P7SEL.x
P7.2/TB0OUTH/SVMOUT	2	P7.2 (I/O)	I: 0; O: 1	0
		TB0OUTH	0	1
		SVMOUT	1	1
P7.3/TA1.2	3	P7.3 (I/O)	I: 0; O: 1	0
		TA1.CCI2B	0	1
		TA1.2	1	1



**8.9.18.13 Port P7, P7.4 to P7.7, Input/Output With Schmitt Trigger**



**表 8-52. Port P7 (P7.4 to P7.7) Pin Functions**

PIN NAME (P7.x)	x	FUNCTION	CONTROL BITS/SIGNALS <sup>(1)</sup>		
			P7DIR.x	P7SEL.x	INCHx
P7.4/A12	4	P7.4 (I/O)	I: 0; O: 1	0	X
		A12 <sup>(2) (3)</sup>	X	X	12
P7.5/A13	5	P7.5 (I/O)	I: 0; O: 1	0	X
		A13 <sup>(2) (3)</sup>	X	X	13
P7.6/A14	6	P7.6 (I/O)	I: 0; O: 1	0	X
		A14 <sup>(2) (3)</sup>	X	X	14
P7.7/A15	7	P7.7 (I/O)	I: 0; O: 1	0	X
		A15 <sup>(2) (3)</sup>	X	X	15

(1) X = Don't care

(2) Setting the P7SEL.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

(3) The ADC12\_A channel Ax is connected internally to AV<sub>SS</sub> if not selected via the respective INCHx bits.

8.9.18.14 Port P8, P8.0 to P8.7, Input/Output With Schmitt Trigger




表 8-53. Port P8 (P8.0 to P8.7) Pin Functions

PIN NAME (P8.x)	x	FUNCTION	CONTROL BITS/SIGNALS	
			P8DIR.x	P8SEL.x
P8.0/TA0.0	0	P8.0 (I/O)	I: 0; O: 1	0
		TA0.CCI0B	0	1
		TA0.0	1	1
P8.1/TA0.1	1	P8.1 (I/O)	I: 0; O: 1	0
		TA0.CCI1B	0	1
		TA0.1	1	1
P8.2/TA0.2	2	P8.2 (I/O)	I: 0; O: 1	0
		TA0.CCI2B	0	1
		TA0.2	1	1
P8.3/TA0.3	3	P8.3 (I/O)	I: 0; O: 1	0
		TA0.CCI3B	0	1
		TA0.3	1	1
P8.4/TA0.4	4	P8.4 (I/O)	I: 0; O: 1	0
		TA0.CCI4B	0	1
		TA0.4	1	1
P8.5/TA1.0	5	P8.5 (I/O)	I: 0; O: 1	0
		TA1.CCI0B	0	1
		TA1.0	1	1
P8.6/TA1.1	6	P8.6 (I/O)	I: 0; O: 1	0
		TA1.CCI1B	0	1
		TA1.1	1	1
P8.7	7	P8.7 (I/O)	I: 0; O: 1	0

### 8.9.18.15 Port P9, P9.0 to P9.7, Input/Output With Schmitt Trigger




表 8-54. Port P9 (P9.0 to P9.7) Pin Functions

PIN NAME (P9.x)	x	FUNCTION	CONTROL BITS/SIGNALS <sup>(1)</sup>	
			P9DIR.x	P9SEL.x
P9.0/UCB2STE/UCA2CLK	0	P9.0 (I/O)	I: 0; O: 1	0
		UCB2STE/UCA2CLK <sup>(2) (3)</sup>	X	1
P9.1/UCB2SIMO/UCB2SDA	1	P9.1 (I/O)	I: 0; O: 1	0
		UCB2SIMO/UCB2SDA <sup>(2) (4)</sup>	X	1
P9.2/UCB2SOMI/UCB2SCL	2	P9.2 (I/O)	I: 0; O: 1	0
		UCB2SOMI/UCB2SCL <sup>(2) (4)</sup>	X	1
P9.3/UCB2CLK/UCA2STE	3	P9.3 (I/O)	I: 0; O: 1	0
		UCB2CLK/UCA2STE <sup>(2) (5)</sup>	X	1
P9.4/UCA2TXD/UCA2SIMO	4	P9.4 (I/O)	I: 0; O: 1	0
		UCA2TXD/UCA2SIMO <sup>(2)</sup>	X	1
P9.5/UCA2RXD/UCA2SOMI	5	P9.5 (I/O)	I: 0; O: 1	0
		UCA2RXD/UCA2SOMI <sup>(2)</sup>	X	1
P9.6	6	P9.6 (I/O)	I: 0; O: 1	0
P9.7	7	P9.7 (I/O)	I: 0; O: 1	0

(1) X = Don't care

(2) The pin direction is controlled by the USC1 module.

(3) UCA2CLK function takes precedence over UCB2STE function. If the pin is required as UCA2CLK input or output, USC1 B2 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

(4) If the I2C functionality is selected, the output drives only the logical 0 to  $V_{SS}$  level.

(5) UCB2CLK function takes precedence over UCA2STE function. If the pin is required as UCB2CLK input or output, USC1 A2 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

### 8.9.18.16 Port P10, P10.0 to P10.7, Input/Output With Schmitt Trigger





表 8-55. Port P10 (P10.0 to P10.7) Pin Functions

PIN NAME (P10.x)	x	FUNCTION	CONTROL BITS/SIGNALS <sup>(1)</sup>	
			P10DIR.x	P10SEL.x
P10.0/UCB3STE/UCA3CLK	0	P10.0 (I/O)	I: 0; O: 1	0
		UCB3STE/UCA3CLK <sup>(2) (3)</sup>	X	1
P10.1/UCB3SIMO/UCB3SDA	1	P10.1 (I/O)	I: 0; O: 1	0
		UCB3SIMO/UCB3SDA <sup>(2) (4)</sup>	X	1
P10.2/UCB3SOMI/UCB3SCL	2	P10.2 (I/O)	I: 0; O: 1	0
		UCB3SOMI/UCB3SCL <sup>(2) (4)</sup>	X	1
P10.3/UCB3CLK/UCA3STE	3	P10.3 (I/O)	I: 0; O: 1	0
		UCB3CLK/UCA3STE <sup>(2) (5)</sup>	X	1
P10.4/UCA3TXD/UCA3SIMO	4	P10.4 (I/O)	I: 0; O: 1	0
		UCA3TXD/UCA3SIMO <sup>(2)</sup>	X	1
P10.5/UCA3RXD/UCA3SOMI	5	P10.5 (I/O)	I: 0; O: 1	0
		UCA3RXD/UCA3SOMI <sup>(2)</sup>	X	1
P10.6	6	P10.6 (I/O)	I: 0; O: 1	0
		Reserved <sup>(6)</sup>	X	1
P10.7	7	P10.7 (I/O)	I: 0; O: 1	0
		Reserved <sup>(6)</sup>	x	1

- (1) X = Don't care
- (2) The pin direction is controlled by the USCI module.
- (3) UCA3CLK function takes precedence over UCB3STE function. If the pin is required as UCA3CLK input or output, USCI B3 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.
- (4) If the I2C functionality is selected, the output drives only the logical 0 to V<sub>SS</sub> level.
- (5) UCB3CLK function takes precedence over UCA3STE function. If the pin is required as UCB3CLK input or output, USCI A3 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.
- (6) The secondary function on these pins are reserved for factory test purposes. Application should keep the P10SEL.x of these ports cleared to prevent potential conflicts with the application.


**8.9.18.17 Port P11, P11.0 to P11.2, Input/Output With Schmitt Trigger**



**表 8-56. Port P11 (P11.0 to P11.2) Pin Functions**

PIN NAME (P11.x)	x	FUNCTION	CONTROL BITS/SIGNALS	
			P11DIR.x	P11SEL.x
P11.0/ACLK	0	P11.0 (I/O)	I: 0; O: 1	0
		ACLK	1	1
P11.1/MCLK	1	P11.1 (I/O)	I: 0; O: 1	0
		MCLK	1	1
P11.2/SMCLK	2	P11.2 (I/O)	I: 0; O: 1	0
		SMCLK	1	1

**8.9.18.18 Port J, J.0 JTAG Pin TDO, Input/Output With Schmitt Trigger or Output**



8.9.18.19 Port J, J.1 to J.3 JTAG Pins TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger or Output




表 8-57. Port PJ (PJ.0 to PJ.3) Pin Functions

PIN NAME (PJ.x)	x	FUNCTION	CONTROL BITS/ SIGNALS (1)
			PJDIR.x
PJ.0/TDO	0	PJ.0 (I/O) (2)	I: 0; O: 1
		TDO (3)	X
PJ.1/TDI/TCLK	1	PJ.1 (I/O) (2)	I: 0; O: 1
		TDI/TCLK (3) (4)	X
PJ.2/TMS	2	PJ.2 (I/O) (2)	I: 0; O: 1
		TMS (3) (4)	X
PJ.3/TCK	3	PJ.3 (I/O) (2)	I: 0; O: 1
		TCK (3) (4)	X

- (1) X = Don't care
- (2) Default condition
- (3) The pin direction is controlled by the JTAG module.
- (4) In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are do not care.

## 8.10 Device Descriptors (TLV)

表 8-58 lists the complete contents of the device descriptor tag-length-value (TLV) structure for each device type.

**表 8-58. Device Descriptors<sup>(1)</sup>**

	DESCRIPTION	ADDRESS	SIZE (bytes)	VALUE
Info Block	Info length	01A00h	1	06h
	CRC length	01A01h	1	06h
	CRC value	01A02h	2	per unit
	Device ID	01A04h	1	05h
	Device ID	01A05h	1	80h
	Hardware revision	01A06h	1	per unit
	Firmware revision	01A07h	1	per unit
Die Record	Die Record Tag	01A08h	1	08h
	Die Record length	01A09h	1	0Ah
	Lot/Wafer ID	01A0Ah	4	per unit
	Die X position	01A0Eh	2	per unit
	Die Y position	01A10h	2	per unit
	Test results	01A12h	2	per unit
ADC12 Calibration	ADC12 Calibration Tag	01A14h	1	11h
	ADC12 Calibration length	01A15h	1	10h
	ADC Gain Factor	01A16h	2	per unit
	ADC Offset	01A18h	2	per unit
	ADC 1.5-V ReferenceTemp. Sensor 30°C	01A1Ah	2	per unit
	ADC 1.5-V ReferenceTemp. Sensor 85°C	01A1Ch	2	per unit
	ADC 2.0-V ReferenceTemp. Sensor 30°C	01A1Eh	2	per unit
	ADC 2.0-V ReferenceTemp. Sensor 85°C	01A20h	2	per unit
	ADC 2.5-V ReferenceTemp. Sensor 30°C	01A22h	2	per unit
	ADC 2.5-V ReferenceTemp. Sensor 85°C	01A24h	2	per unit
REF Calibration	REF Calibration Tag	01A26h	1	12h
	REF Calibration length	01A27h	1	06h
	REF 1.5-V Reference	01A28h	2	per unit
	REF 2.0-V Reference	01A2Ah	2	per unit
	REF 2.5-V Reference	01A2Ch	2	per unit



表 8-58. Device Descriptors<sup>(1)</sup> (continued)

	DESCRIPTION	ADDRESS	SIZE (bytes)	VALUE
Peripheral Descriptor	Peripheral Descriptor Tag	01A2Eh	1	02h
	Peripheral Descriptor Length	01A2Fh	1	61h
	Memory 1		2	08h8Ah
	Memory 2		2	0Ch86h
	Memory 3		2	0Eh30h
	Memory 4		2	2Eh98h
	Memory 5		0/1	NA
	delimiter		1	00h
	Peripheral count		1	21h
	MSP430CPUXV2		2	00h23h
	SBW		2	00h0Fh
	EEM-8		2	00h05h
	TI BSL		2	00hFCCh
	Package		2	00h1Fh
	SFR		2	10h41h
	PMM		2	02h30h
	FCTL		2	02h38h
	CRC16-straight		2	01h3Ch
	CRC16-bit reversed		2	00h3Dh
	RAMCTL		2	00h44h
	WDT_A		2	00h40h
	UCS		2	01h48h
	SYS		2	02h42h
	REF		2	03hA0h
	Port 1/2		2	05h51h
	Port 3/4		2	02h52h
	Port 5/6		2	02h53h
	Port 7/8		2	02h54h
	Port 9/10		2	02h55h
	Port 11/12		2	02h56h
	JTAG		2	08h5Fh
	TA0		2	02h62h
	TA1		2	04h61h
	TB0		2	04h67h
	RTC		2	0Eh68h
	MPY32		2	02h85h
	DMA-3		2	04h47h
	USCI_A/B		2	0Ch90h
	USCI_A/B		2	04h90h
	USCI_A/B		2	04h90h
	USCI_A/B		2	04h90h
ADC12_A		2	08hD1h	

**表 8-58. Device Descriptors<sup>(1)</sup> (continued)**

	DESCRIPTION	ADDRESS	SIZE (bytes)	VALUE
Interrupts	TB0.CCIFG0		1	64h
	TB0.CCIFG1..6		1	65h
	WDTIFG		1	40h
	USCI_A0		1	90h
	USCI_B0		1	91h
	ADC12_A		1	D0h
	TA0.CCIFG0		1	60h
	TA0.CCIFG1..4		1	61h
	USCI_A2		1	94h
	USCI_B2		1	95h
	DMA		1	46h
	TA1.CCIFG0		1	62h
	TA1.CCIFG1..2		1	63h
	P1		1	50h
	USCI_A1		1	92h
	USCI_B1		1	93h
	USCI_A3		1	96h
	USCI_B3		1	97h
	P2		1	51h
	RTC_A		1	68h
delimiter		1	00h	

(1) NA = Not applicable.

## 9 Device and Documentation Support

### 9.1 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 9.2 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 9.3 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

### 9.4 用語集

[TI 用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## **Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
M430F5438AMGCARET	ACTIVE	NFBGA	GCA	113	2500	Non-RoHS & Green	Call TI	Level-3-260C-168 HR	-55 to 125	MF5438AMET	<a href="#">Samples</a>
M430F5438AMZCARET	ACTIVE	NFBGA	ZCA	113	2500	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-55 to 125	MF5438AQET	<a href="#">Samples</a>
M430F5438AQGCARET	ACTIVE	NFBGA	GCA	113	2500	Non-RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 125	MF5438AQET	<a href="#">Samples</a>
M430F5438AQZCARET	ACTIVE	NFBGA	ZCA	113	2500	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 125	MF5438AQET	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF MSP430F5438A-ET :**

- Enhanced Product : [MSP430F5438A-EP](#)

NOTE: Qualified Version Definitions:

- Enhanced Product - Supports Defense, Aerospace and Medical Applications

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
M430F5438AMGCARET	NFBGA	GCA	113	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q1
M430F5438AQGCARET	NFBGA	GCA	113	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
M430F5438AMGCARET	NFBGA	GCA	113	2500	350.0	350.0	43.0
M430F5438AQGCARET	NFBGA	GCA	113	2500	350.0	350.0	43.0





4225769/A 03/2020

NOTES:

NanoFree is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


NFBGA - 1 mm max height

GCA0113A

PLASTIC BALL GRID ARRAY



LAND PATTERN EXAMPLE  
SCALE: 10X



SOLDER MASK DETAILS  
NOT TO SCALE

4225769/A 03/2020

NOTES: (continued)


- 3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature number SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

# EXAMPLE STENCIL DESIGN

NFBGA - 1 mm max height

GCA0113A

PLASTIC BALL GRID ARRAY




SOLDER PASTE EXAMPLE  
BASED ON 0.100 mm THICK STENCIL  
SCALE: 10X

4225769/A 03/2020

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.




4225149/A 08/2019


NOTES:

NanoFree is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.



LAND PATTERN EXAMPLE  
SCALE: 10X



SOLDER MASK DETAILS  
NOT TO SCALE

4225149/A 08/2019

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature number SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

# EXAMPLE STENCIL DESIGN

ZCA0113A

NFBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.100 mm THICK STENCIL  
SCALE: 10X

4225149/A 08/2019

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](https://www.ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated