

# MSPM0L111x Mixed-Signal Microcontrollers

#### 1 Features

#### Core

- Arm® 32-bit Cortex®-M0+ CPU with memory protection unit, frequency up to 32MHz
- Functional Safety Quality-Managed
  - Documentation available to aid in functional safety system design

# **Operating characteristics**

- Extended temperature: –40°C to 125°C
- Wide supply voltage range: 1.62V to 3.6V

- Up to 128KB of flash memory with error correction code (ECC)
  - Dual-bank with address swap for OTA updates
- 16KB of SRAM

# High-performance analog peripherals

- One 12-bit 1.68Msps analog-to-digital converter (ADC) with up to 13 total external channels
  - 14-bit effective resolution at 105ksps with hardware averaging
- Configurable 1.4V or 2.5V internal ADC voltage reference (VREF)
- Integrated temperature sensor

# **Optimized low-power modes**

- RUN: 106µA/MHz (CoreMark)
- SLEEP: 469µA at 4MHz
- STOP: 52µA at 32kHz
- STANDBY: 1.4µA with RTC and SRAM
- SHUTDOWN: 75nA with IO wake-up capability

#### Intelligent digital peripherals

- 3-channel DMA controller
- 3-channel event fabric signaling system
- A total of 14 PWM channels supported by:
  - One 16-bit advanced timer with deadband support and complimentary outputs, supporting up to 8 PWM channels
  - Two 16-bit general-purpose timers, each with two capture/compare registers supporting low-power operation in STANDBY mode
  - One 16-bit general purpose timer supporting
- One windowed watchdog timer (WWDT)
- One independent watchdog timer (IWDT)
- RTC with alarm and calendar mode
- **Enhanced communication interfaces**

- Two UART interfaces supporting low-power operation in STANDBY mode
  - One extended UART instance supporting LIN. IrDA. DALI. Smart Card. Manchester
- One I<sup>2</sup>C module supporting up to FM+ (1Mbit/s), SMBus/PMBus, and wakeup from STOP mode
- One SPI module supporting up to 16Mbit/s

### **Clock system**

- Internal 4 to 32MHz oscillator with ±1.2% accuracy (SYSOSC)
- Internal 32kHz low-frequency oscillator with ±3% accuracy (LFOSC)
- External 32-kHz crystal oscillator (LFXT)

# Data integrity and encryption

- AES-128/256 accelerator with support for GCM/ GMAC, CCM/CBC-MAC, CBC, CTR
- Secure Key Storage for up to two AES keys
- Flexible firewalls for protecting code and data
- True random number generator (TRNG)
- Cyclic redundancy checker (CRCP-16,
- CRCP-32) Flexible I/O features
  - Up to 44 GPIOs
    - Two 5V-tolerant open-drain IOs
    - Seven high-drive IOs with 20mA drive strenath
    - One high-speed IO
    - · One Fail-safe IO

#### **Development support**

2-pin serial wire debug (SWD)

# Package options

- 48-pin LQFP (PT) (0.5mm pitch)
- 48-pin VQFN (RGZ) (0.5mm pitch)
- 32-pin VQFN (RHB) (0.5mm pitch)
- 24-pin VQFN (RGE) (0.5mm pitch)
- Family members (also see *Device Comparison*)
  - MSPM0L1116: 64KB of flash, 16KB of RAM
  - MSPM0L1117: 128KB of flash, 16KB of RAM
- Development kits and software (also see Tools and Software)
  - LP-MSPM0L1117 LaunchPad<sup>™</sup> development kit
  - MSP Software Development Kit (SDK)

# 2 Applications

- Battery charging and management
- Power supplies and power delivery
- Personal electronics
- Building security and fire safety
- Connected peripherals and printers
- **Energy Infrastructure Smart Metering**



- Smart metering
- · Communication modules
- · Medical and healthcare
- Lighting



# 3 Description

MSPM0L111x microcontrollers (MCUs) are part of the MSP highly-integrated, ultra-low-power 32-bit MSPM0 MCU family based on the enhanced Arm® Cortex®-M0+ core platform operating at up to 32MHz frequency. These cost-optimized MCUs offer high-performance analog peripheral integration and excellent low-power current consumption, support extended temperature ranges from -40°C to 125°C, and operate with supply voltages ranging from 1.62V to 3.6V.

MSPM0L111x devices provide up to 128KB embedded flash program memory with 16KB SRAM. The flash memory is organized into two main banks to support field firmware updates, with address swap support provided between the two main banks.

These MCUs incorporate a high-speed on-chip oscillator with an accuracy up to ±1.5%, eliminating the need for an external crystal. Additional features include a 3-channel DMA, 16-bit/32-bit CRC accelerator, and a variety of high-performance analog peripherals such as one 12-bit 1.68Msps ADC with configurable internal voltage reference and an on-chip temperature sensor. These devices also offer intelligent digital peripherals such as one 16-bit advanced control timer and two 16-bit general purpose timers, one general purpose timer with Quadrature Enabled Input,windowed and independent watchdog timers, and a variety of communication peripherals including one I<sup>2</sup>C, one SPI, and two UARTs (out of which one is offered with extended LIN).

The TI MSPM0 family of low-power MCUs consists of devices with varying degrees of analog and digital integration allowing for customers find the MCU that meets their project's needs. The architecture combined with extensive low-power modes are optimized to achieve extended battery life in portable measurement applications.

MSPM0L111x MCUs are supported by an extensive hardware and software ecosystem with reference designs and code examples to get the design started quickly. Development kits include a LaunchPad™ development kit available for purchase and design files for a target-socket board. TI also provides a free MSP Software Development Kit (SDK), which is available as a component of Code Composer Studio™ IDE desktop and cloud version within the TI Resource Explorer. MSPM0 MCUs are also supported by extensive online collateral, training with MSP Academy, and online support through the TI E2E™ support forums.

For complete module descriptions, see the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

#### **CAUTION**

System-level ESD protection must be applied in compliance with the device-level ESD specification to prevent electrical overstress or disturbing of data or code memory. See MSP430™ System-Level ESD Considerations for more information; the principles in this application note are applicable to MSPM0 MCUs.

#### **Device Information**

| PART NUMBER     | PACKAGE <sup>(1)</sup> | PACKAGE SIZE <sup>(2)</sup> |  |  |
|-----------------|------------------------|-----------------------------|--|--|
| MSPM0L1116SRGER | RGE (VQFN, 24)         | 4mm x 4mm                   |  |  |
| MSPM0L1117SRGER | NGE (VQFN, 24)         | 411111 X 4111111            |  |  |
| MSPM0L1116SRHBR | RHB (VQFN, 32)         | 5mm x 5mm                   |  |  |
| MSPM0L1117SRHBR | (VQ(14, 32)            | 311111 × 3111111            |  |  |
| MSPM0L1116SRGZR | RGZ (VQFN, 48)         | 7mm x 7mm                   |  |  |
| MSPM0L1117SRGZR | 1.02 (VQ114, 40)       | 711111 X 7111111            |  |  |
| MSPM0L1116SPTR  | PT (LQFP, 48)          | 9mm x 9mm                   |  |  |
| MSPM0L1117SPTR  | F1 (LQFP, 40)          | Sillin X Sillin             |  |  |



# **4 Functional Block Diagram**




Figure 4-1. MSPM0L111x Functional Block Diagram



# **Table of Contents**

| 1 Features                           | 1  | 8.8 Events                                 | 46               |
|--------------------------------------|----|--|------------------|
| 2 Applications                       | 1  | 8.9 Memory                                 |                  |
| 3 Description                        | 3  | 8.10 Flash Memory                          | 49               |
| 4 Functional Block Diagram           |    | 8.11 SRAM                                  |                  |
| 5 Device Comparison                  |    | 8.12 GPIO                                  | 49               |
| 5.1 Device Comparison Table          |    | 8.13 IOMUX                                 | 50               |
| 6 Pin Configuration and Functions    |    | 8.14 ADC                                   | 50               |
| 6.1 Pin Diagrams                     |    | 8.15 Temperature Sensor                    |                  |
| 6.2 Pin Attributes                   |    | 8.16 VREF                                  |                  |
| 6.3 Signal Descriptions              | 18 | 8.17 TRNG                                  | 51               |
| 6.4 Connections for Unused Pins      |    | 8.18 AESADV                                | <u>5</u> 1       |
| 7 Specifications                     | 25 | 8.19 Keystore                              | 5 <mark>2</mark> |
| 7.1 Absolute Maximum Ratings         |    | 8.20 CRC-P                                 |                  |
| 7.2 ESD Ratings                      |    | 8.21 UART                                  |                  |
| 7.3 Recommended Operating Conditions |    | 8.22 I2C                                   | 53               |
| 7.4 Thermal Information              |    | 8.23 SPI                                   | <u>53</u>        |
| 7.5 Supply Current Characteristics   |    | 8.24 Low-Frequency Sub System (LFSS)       |                  |
| 7.6 Power Supply Sequencing          |    | 8.25 RTC B                                 |                  |
| 7.7 Flash Memory Characteristics     |    | 8.26 IWDT B                                |                  |
| 7.8 Timing Characteristics           |    | 8.27 WWDT                                  |                  |
| 7.9 Clock Specifications             |    | 8.28 Timers (TIMx)                         | 55               |
| 7.10 Digital IO                      |    | 8.29 Device Analog Connections             |                  |
| 7.11 Analog Mux VBOOST               |    | 8.30 Input/Output Diagrams                 |                  |
| 7.12 ADC                             |    | 8.31 Serial Wire Debug Interface           |                  |
| 7.13 Temperature Sensor              | 37 | 8.32 Bootstrap Loader (BSL)                |                  |
| 7.14 VREF                            | 37 | 8.33 Device Factory Constants              |                  |
| 7.15 I2C                             |    | 8.34 Identification                        |                  |
| 7.16 SPI                             | 38 | 9 Applications, Implementation, and Layout |                  |
| 7.17 UART                            | 40 | 9.1 Typical Application                    |                  |
| 7.18 TIMx                            | 41 | 10 Device and Documentation Support        |                  |
| 7.19 TRNG Electrical Characteristics | 41 | 10.1 Device Nomenclature                   |                  |
| 7.20 TRNG Switching Characteristics  | 41 | 10.2 Tools and Software                    | 62               |
| 7.21 Emulation and Debug             | 41 | 10.3 Documentation Support                 | 62               |
| 8 Detailed Description               | 42 | 10.4 Support Resources                     | 63               |
| 8.1 Functional Block Diagram         | 42 | 10.5 Trademarks                            | 63               |
| 8.2 CPU                              | 42 | 10.6 Electrostatic Discharge Caution       |                  |
| 8.3 Operating Modes                  | 43 | 10.7 Glossary                              |                  |
| 8.4 Security                         |    | 11 Revision History                        |                  |
| 8.5 Power Management Unit (PMU)      |    | 12 Mechanical, Packaging, and Orderable    |                  |
| 8.6 Clock Module (CKM)               |    | Information                                | 64               |
| 8.7 DMA                              | 45 |  |                  |



# **5 Device Comparison**

The following table summarizes the features of each device that is described in this data sheet.

**Table 5-1. Device Comparison** 


| DEVICE NAME (1) (2) | FLASH / SRAM (KB) | QUAL <sup>(3)</sup> | ADC CH. | GPIOs | PACKAGE (PACKAGE SIZE) (4)   |
|---------------------|-------------------|---------------------|---------|-------|------------------------------|
| MSPM0L1117SPTR      | 128 / 16          |                     |         |       | 48 LQFP                      |
| MSPM0L1116SPTR      | 64 / 16           | S                   | 13      | 44    | (0.5mm pitch)<br>(9mm × 9mm) |
| MSPM0L1117SRGZR     | 128 / 16          |                     |         |       | 48 VQFN                      |
| MSPM0L1116SRGZR     | 64 / 16           | S                   | 13      | 44    | (0.5mm pitch)<br>(7mm × 7mm) |
| MSPM0L1117SRHBR     | 128 / 16          |                     | 44      | 00    | 32 VQFN                      |
| MSPM0L1116SRHBR     | 64 / 16           | S                   | 11      | 28    | (0.5mm pitch)<br>(5mm × 5mm) |
| MSPM0L1117SRGER     | 128 / 16          | _                   | _       |       | 24 VQFN                      |
| MSPM0L1116SRGER     | 64 / 16           | S                   | 7       | 20    | (0.5mm pitch)<br>(4mm × 4mm) |

- (1) For the most current part, package, and ordering information for all available devices, see the Package Option Addendum in Section 12, or see the TI website.
- (2) For more information about the device name, see Section 10.1.
- (3) Device qualifications:
  - $S = -40^{\circ}C$  to  $125^{\circ}C$
- (4) The package size (length × width) is a nominal value and includes pins, where applicable. For the package dimensions with tolerances, see the Mechanical Data in Section 12.

Submit Document Feedback



# **5.1 Device Comparison Table**





# 6 Pin Configuration and Functions

The System Configuration tool provides a graphical interface to enable, configurable, and generate initialization code for pin multiplexing and simplifying pin settings. The pin diagrams shown in the data sheet show the primary peripheral functions, some of the integrated device features, and available clock signals to simplify the device pinout.

For full descriptions of the pin functions, see the Pin Attributes and Signal Descriptions sections.

### 6.1 Pin Diagrams

For full pin configuration and functions for each package option, refer to Section 6.2 and Section 6.3




Figure 6-1. 48-pin PT (0.5mm) (LQFP) Package Diagram

Submit Document Feedback






Figure 6-2. 48-pin RGZ (0.5mm) (VQFN) Package Diagram






Figure 6-3. 32-pin RHB (0.5mm) (VQFN) Package Diagram




Figure 6-4. 24-pin RGE (0.5mm) (VQFN) Package Diagram

Submit Document Feedback



#### 6.2 Pin Attributes

The following table describes the functions available on every pin for each device package.

#### Note

Each digital I/O on a device is mapped to a specific Pin Control Management Register (PINCMx) that lets users configure the desired *Pin Function* using the PINCM.PF control bits.

The IOMUX only supports connecting one IOMUX-managed digital function to the pin at the same time. The PINCM.PF and PINCM.PC in Section 8.13 are recommended to be set to 0 when non-IOMUX managed functions (such as analog connections) are intended to be used on a pin. However, non-IOMUX managed signals (such as analog inputs and WAKE inputs) can be enabled on a pin at the same time that an IOMUX managed digital function is enabled on the pin, provided there is no contention between the functions. In this case, the designer must verify that no contention exists between the functions enabled on each pin.

#### Note

The device I/O pins which are FSIO (fail-safe) support special user operating conditions:

- The I/O pin can be driven when I/O is unpowered
- The I/O pin, when powered, can be biased with voltage greater than that of VDDIO
- The I/O pin is designed such that no current path should exist from pin to supply
- The 'PB24' I/O pin is designed with a push-pull architecture, but can be configured to function as an open-drain/Hi-Z IO using the corresponding PINCMx register.
  - For more information, please refer to the 'Logic High to Hi-Z Conversion' section of the MSPM0
     L-Series 32MHz Microcontrollers Technical Reference Manual.

Table 6-1. Digital IO Features by IO Type

| IO STRUCTURE                    | INVERSION<br>CONTROL | DRIVE<br>STRENGTH<br>CONTROL | HYSTERESIS<br>CONTROL | PULLUP<br>RESISTOR | PULLDOWN<br>RESISTOR | WAKEUP<br>LOGIC |
|---------------------------------|----------------------|------------------------------|-----------------------|--------------------|----------------------|-----------------|
| SDIO (Standard drive)           | Y                    |                              |                       | Υ                  | Y                    |                 |
| SDIO (Standard drive) with wake | Y                    |                              |                       | Y                  | Y                    | Y               |
| HDIO (High drive)               | Y                    | Y                            |                       | Υ                  | Y                    | Y               |
| HSIO (High speed)               | Y                    | Y                            |                       | Υ                  | Y                    |                 |
| ODIO (5V-tolerant open drain)   | Y                    |                              | Y                     |                    | Y                    | Y               |
| FSIO (Fail-safe) with push-pull | Y                    | N                            | N                     | Y                  | Y                    | N               |

# Table 6-2. Pin Attributes (RGE, RHB, RGZ, PT Packages)

| RGE<br>PIN | RHB<br>PIN | RGZ<br>PIN | PT<br>PIN | PIN NAME/<br>IOMUX REG/<br>IOMUX ADDR | SIGNAL<br>NAME | IOMUX<br>PF     | SIGNAL<br>TYPE | BUFFER<br>TYPE |
|------------|------------|------------|-----------|---------------------------------------|----------------|-----------------|----------------|----------------|
| 2          | 3          | 4          | 4         | NRST                                  | NRST           | (Non-IOMUX 1) 0 | I              | RESET          |
|            | 3          | 4          | 4         | INKST                                 | WAKE           | (Non-IOMUX 2) 0 | I              | RESET          |
|            |            |            |           |                                       | PA0            | 1               | 10             |                |
|            |            |            |           |                                       | UART0_TX       | 2               | 0              |                |
|            |            |            |           |                                       | I2C0_SDA       | 3               | IOD            |                |
|            |            |            |           |                                       | TIMA0_C0       | 4               | 10             |                |
| 24         | 1          | 4          | 4         | PA0                                   | TIMA_FAL1      | 5               | I              | ODIO (EV tol)  |
| 24         | 1          | 1          | 1         | PINCM1<br>0x40428000                  | FCC_IN         | 6               | I              | ODIO (5V-tol)  |
|            |            |            |           | 0.0000                                | TIMG8_C1       | 7               | 10             |                |
|            |            |            |           |                                       | TIMG0_C0       | 9               | 10             |                |
|            |            |            |           |                                       | BSLSDA         | (Non-IOMUX 1) 0 | IOD            |                |
|            |            |            |           |                                       | WAKE           | (Non-IOMUX 2) 0 | I              |                |



| RGE<br>PIN | RHB<br>PIN | RGZ<br>PIN | PT<br>PIN | PIN NAME/<br>IOMUX REG/<br>IOMUX ADDR | SIGNAL<br>NAME | IOMUX<br>PF     | SIGNAL<br>TYPE | BUFFER<br>TYPE     |
|------------|------------|------------|-----------|---------------------------------------|----------------|-----------------|----------------|--------------------|
|            |            |            |           |                                       | PA1            | 1               | 10             |                    |
|            |            |            |           |                                       | UART0_RX       | 2               | I              |                    |
|            |            |            |           |                                       | I2C0_SCL       | 3               | IOD            |                    |
|            |            |            |           |                                       | TIMA0_C1       | 4               | 10             |                    |
|            |            |            |           | PA1                                   | TIMA_FAL2      | 5               | ı              |                    |
| 1          | 2          | 2          | 2         | PINCM2                                | TIMG8_IDX      | 6               | ı              | ODIO (5V-tol)      |
|            |            |            |           | 0x40428004                            | TIMG8_C0       | 7               | Ю              |                    |
|            |            |            |           |                                       | TIMG0_C1       | 9               | Ю              |                    |
|            |            |            |           |                                       | SPI0_CS3       | 10              | Ю              |                    |
|            |            |            |           |                                       | BSLSCL         | (Non-IOMUX 1) 0 | IOD            |                    |
|            |            |            |           |                                       | WAKE           | (Non-IOMUX 2) 0 | ı              |                    |
|            |            |            |           |                                       | PA2            | 1               | 10             |                    |
|            |            |            |           |                                       | TIMG8_C1       | 2               | 10             |                    |
|            |            |            |           |                                       | SPI0_CS0       | 3               | 10             |                    |
|            |            |            |           | PA2                                   | TIMA0_C3N      | 6               | 0              |                    |
| 5          | 6          | 8          | 8         | PINCM61                               | TIMA0_C2N      | 7               | 0              | SDIO (standard)    |
|            |            |            |           | 0x404280f0                            | TIMA_FAL0      | 8               | ı              | (standard)         |
|            |            |            |           |                                       | TIMA_FAL1      | 9               | ı              |                    |
|            |            |            |           |                                       | TIMA0_C0       | 11              | 10             |                    |
|            |            |            |           |                                       | ROSC           | (Non-IOMUX 1) 0 | A              |                    |
|            |            |            |           |                                       | PA3            | 1               | 10             | SDIO<br>(standard) |
|            |            |            |           |                                       | TIMG8_C0       | 2               | 10             |                    |
|            |            |            |           |                                       | SPI0_CS1       | 3               | 10             |                    |
|            |            |            |           | PA3                                   | TIMA0_C1       | 5               | 10             |                    |
| 6          | 7          | 9          | 9         | 9 PINCM8<br>0x4042801c                | TIMA0_C2       | 8               | 10             |                    |
|            |            |            |           |                                       | UART1_TX       | 10              | 0              |                    |
|            |            |            |           |                                       | SPI0_CS3       | 11              | 10             |                    |
|            |            |            |           |                                       | LFXIN          | (Non-IOMUX 1) 0 | A              |                    |
|            |            |            |           |                                       | PA4            | 1               | 10             |                    |
|            |            |            |           |                                       | TIMG8_C1       | 2               | 10             |                    |
|            |            |            |           |                                       | SPI0_POCI      | 3               | 10             | -                  |
|            |            |            |           | PA4                                   | TIMA0_C1N      | 5               | 0              |                    |
| 7          | 8          | 10         | 10        | PINCM9                                | LFCLK_IN       | 6               | I              | SDIO               |
|            |            |            |           | 0x40428020                            | TIMA0_C3       | 8               | 10             | (standard)         |
|            |            |            |           |                                       | UART1_RX       | 10              | ı              |                    |
|            |            |            |           |                                       | SPI0_CS0       | 11              | 10             |                    |
|            |            |            |           |                                       | LFXOUT         | (Non-IOMUX 1) 0 | A              |                    |
|            |            |            | +         |                                       | PA5            | 1               | IO             |                    |
|            |            |            |           |                                       | TIMG8_C0       | 2               | 10             |                    |
|            |            |            |           |                                       | SPI0_PICO      | 3               | 10             | -                  |
|            |            |            | 11        | PA5                                   | SPI0_POCI      | 4               | 10             |                    |
|            | 9          | 11         |           | PINCM10                               | TIMG0_C0       | 5               | 10             | SDIO               |
|            |            |            |           | 0x40428024                            | FCC_IN         | 6               | I              | (standard)         |
|            |            |            |           |                                       | TIMA_FAL1      | 8               | ı              |                    |
|            |            |            |           |                                       | UARTO_CTS      | 9               | ı              |                    |
|            |            |            |           |                                       | UART1_TX       | 11              | 0              |                    |
|            |            |            |           |                                       | 3/11/1_1X      |                 |                |                    |

Submit Document Feedback



| RGE<br>PIN | RHB<br>PIN | RGZ<br>PIN | PT<br>PIN             | PIN NAME/<br>IOMUX REG/<br>IOMUX ADDR | SIGNAL<br>NAME | IOMUX<br>PF | SIGNAL<br>TYPE | BUFFER<br>TYPE     |   |            |  |
|------------|------------|------------|-----------------------|---------------------------------------|----------------|-------------|----------------|--------------------|---|------------|--|
|            |            |            |                       |                                       | PA6            | 1           | IO             |                    |   |            |  |
|            |            |            |                       |                                       | TIMG8_C1       | 2           | 10             |                    |   |            |  |
|            |            |            |                       |                                       | SPI0_SCK       | 3           | 10             |                    |   |            |  |
|            |            |            |                       | PA6                                   | TIMG0_C1       | 5           | 10             |                    |   |            |  |
|            | 10         | 12         | 12                    | PINCM11                               | HFCLK_IN       | 6           | ı              | SDIO               |   |            |  |
|            |            |            |                       | 0x40428028                            | TIMA_FAL0      | 8           | ı              | (standard)         |   |            |  |
|            |            |            |                       |                                       | UART0_RTS      | 9           | 0              |                    |   |            |  |
|            |            |            |                       |                                       | TIMA0_C2N      | 10          | 0              |                    |   |            |  |
|            |            |            |                       |                                       | UART1_RX       | 11          | ı              |                    |   |            |  |
|            |            |            |                       |                                       | PA7            | 1           | 10             |                    |   |            |  |
|            |            |            |                       |                                       | CLK_OUT        | 3           | 0              |                    |   |            |  |
|            |            |            |                       |                                       | TIMG8_C0       | 4           | 10             |                    |   |            |  |
|            |            |            |                       | PA7                                   | TIMA0_C2       | 5           | 10             |                    |   |            |  |
|            | 11         | 13         | 13                    | PINCM14                               | TIMG8_IDX      | 6           | 1              | SDIO<br>(standard) |   |            |  |
|            |            |            |                       |                                       |                | 0x40428034  | TIMA0_C1       | 8                  | Ю | (Standard) |  |
|            |            |            |                       |                                       | SPI0_CS2       | 9           | 10             |                    |   |            |  |
|            |            |            |                       |                                       | FCC_IN         | 10          | ı              |                    |   |            |  |
|            |            |            |                       |                                       | SPI0_POCI      | 11          | Ю              |                    |   |            |  |
|            |            |            |                       |                                       |                |             |                | PA8                | 1 | Ю          |  |
|            |            |            |                       |                                       | UART1_TX       | 2           | 0              | SDIO<br>(standard) |   |            |  |
|            |            |            |                       |                                       | SPI0_CS0       | 3           | 10             |                    |   |            |  |
|            |            |            |                       |                                       | I2C0_SDA       | 4           | IOD            |                    |   |            |  |
|            | 40         | 40         | 40                    | PA8                                   | TIMA0_C0       | 5           | 10             |                    |   |            |  |
|            | 12         | 16         | 16                    | PINCM19<br>0x40428048                 | TIMA_FAL2      | 6           | 1              |                    |   |            |  |
|            |            |            |                       | 5X 10 1200 10                         | TIMA_FAL0      | 7           | 1              |                    |   |            |  |
|            |            |            |                       |                                       | SPI0_CS3       | 8           | 10             |                    |   |            |  |
|            |            |            |                       |                                       | HFCLK_IN       | 10          | I              |                    |   |            |  |
|            |            |            |                       |                                       | UART0_RTS      | 11          | 0              |                    |   |            |  |
|            |            |            |                       |                                       | PA9            | 1           | Ю              |                    |   |            |  |
|            |            |            |                       |                                       | UART1_RX       | 2           | I              |                    |   |            |  |
|            |            |            |                       |                                       | SPI0_PICO      | 3           | Ю              |                    |   |            |  |
|            |            |            |                       |                                       | I2C0_SCL       | 4           | IOD            |                    |   |            |  |
| ρ          | 8 13 17    | 17         | PA9                   | TIMA0_C0N                             | 5              | 0           | HSIO (high-    |                    |   |            |  |
| o          |            | "          | PINCM20<br>0x4042804c | CLK_OUT                               | 6              | 0           | speed)         |                    |   |            |  |
|            |            |            |                       | 0x4042804c                            | TIMA0_C1       | 7           | Ю              |                    |   |            |  |
|            |            |            |                       | RTC_OUT                               | 8              | 0           |                |                    |   |            |  |
|            |            |            |                       |                                       | SPI0_CS0       | 10          | Ю              |                    |   |            |  |
|            |            |            |                       |                                       | UART0_CTS      | 11          | I              |                    |   |            |  |



| RGE<br>PIN | RHB<br>PIN | RGZ<br>PIN | PT<br>PIN | PIN NAME/<br>IOMUX REG/<br>IOMUX ADDR | SIGNAL<br>NAME        | IOMUX<br>PF     | SIGNAL<br>TYPE | BUFFER<br>TYPE     |        |                       |
|------------|------------|------------|-----------|---------------------------------------|-----------------------|-----------------|----------------|--------------------|--------|-----------------------|
|            |            |            |           |                                       | PA10                  | 1               | 10             |                    |        |                       |
|            |            |            |           |                                       | UART0_TX              | 2               | 0              |                    |        |                       |
|            |            |            |           |                                       | SPI0_POCI             | 3               | 10             |                    |        |                       |
|            |            |            |           |                                       | I2C0_SDA              | 4               | IOD            |                    |        |                       |
|            |            |            | 18        | PA10                                  | TIMA0_C2              | 5               | 10             |                    |        |                       |
| 9          | 14         | 18         |           | 18                                    | 18                    | PINCM21         | CLK_OUT        | 6                  | 0      | HDIO (high-<br>drive) |
|            |            |            |           |                                       |                       | 0x40428050      | TIMG0_C0       | 7                  | 10     |                       |
|            |            |            |           |                                       |                       | TIMA_FAL1       | 10             | I                  |        |                       |
|            |            |            |           |                                       | I2C0_SCL              | 11              | IOD            |                    |        |                       |
|            |            |            |           |                                       | BSLTX                 | (Non-IOMUX 1) 0 | 0              |                    |        |                       |
|            |            |            |           |                                       | WAKE                  | (Non-IOMUX 2) 0 | I              |                    |        |                       |
|            |            |            |           |                                       | PA11                  | 1               | 10             |                    |        |                       |
|            |            |            |           |                                       | UART0_RX              | 2               | I              |                    |        |                       |
|            |            |            |           |                                       | SPI0_SCK              | 3               | 10             |                    |        |                       |
|            |            |            |           |                                       | I2C0_SCL              | 4               | IOD            |                    |        |                       |
| 4.0        | 4-         | 4.0        |           | PA11                                  | TIMA0_C2N             | 5               | 0              | HDIO (high         |        |                       |
| 10         | 15         | 19         | 19        | 19                                    | PINCM22<br>0x40428054 | TIMG0_C1        | 7              | 10                 | drive) |                       |
|            |            |            |           | UX4U428U54                            | TIMA_FAL0             | 10              | I              |                    |        |                       |
|            |            |            |           |                                       | I2C0_SDA              | 11              | IOD            |                    |        |                       |
|            |            |            |           |                                       | BSLRX                 | (Non-IOMUX 1) 0 | I              |                    |        |                       |
|            |            |            |           |                                       | WAKE                  | (Non-IOMUX 2) 0 | I              |                    |        |                       |
|            |            |            |           |                                       | PA12                  | 1               | Ю              | SDIO<br>(standard) |        |                       |
|            |            |            |           | PA12                                  | SPI0_SCK              | 3               | Ю              |                    |        |                       |
|            |            |            |           |                                       | TIMA0_C3              | 5               | 10             |                    |        |                       |
|            |            |            |           |                                       | FCC_IN                | 6               | I              |                    |        |                       |
|            | 16         | 27         | 27        | PINCM34<br>0x40428084                 | TIMG0_C0              | 7               | 10             |                    |        |                       |
|            |            |            |           | 0X40426064                            | SPI0_CS1              | 9               | 10             |                    |        |                       |
|            |            |            |           |                                       | UART1_CTS             | 11              | I              |                    |        |                       |
|            |            |            |           |                                       | A0_8                  | (Non-IOMUX 1) 0 | Α              |                    |        |                       |
|            |            |            |           |                                       | PA13                  | 1               | 10             |                    |        |                       |
|            |            |            |           |                                       | SPI0_POCI             | 3               | 10             |                    |        |                       |
|            |            |            |           |                                       | TIMA0_C3N             | 5               | 0              |                    |        |                       |
|            |            |            |           | PA13                                  | RTC_OUT               | 6               | 0              | SDIO               |        |                       |
|            | 17         | 28         | 28        | PINCM35                               | TIMG0_C1              | 7               | 10             | (standard)         |        |                       |
|            |            |            |           | 0x40428088                            | SPI0_CS3              | 9               | 10             |                    |        |                       |
|            |            |            |           |                                       | UART1_RTS             | 11              | 0              |                    |        |                       |
|            |            |            |           |                                       | A0_9                  | (Non-IOMUX 1) 0 | A              |                    |        |                       |
|            |            |            |           |                                       | PA14                  | 1               | 10             |                    |        |                       |
|            |            |            |           |                                       | UART0_CTS             | 2               | I              | 1                  |        |                       |
|            |            |            |           | PA14                                  | SPI0_PICO             | 3               | 10             | SDIO               |        |                       |
|            | 18         | 29         | 29        | PINCM36                               | CLK_OUT               | 6               | 0              | (standard)         |        |                       |
|            |            |            |           | 0x4042808c                            | SPI0_CS2              | 9               | IO             |                    |        |                       |
|            |            |            |           |                                       | A0_12                 | (Non-IOMUX 1) 0 | A              | -                  |        |                       |

Submit Document Feedback



| RGE<br>PIN | RHB<br>PIN | RGZ<br>PIN | PT<br>PIN | PIN NAME/<br>IOMUX REG/<br>IOMUX ADDR | SIGNAL<br>NAME | IOMUX<br>PF     | SIGNAL<br>TYPE  | BUFFER<br>TYPE       |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|------------|------------|------------|-----------|---------------------------------------|----------------|-----------------|-----------------|----------------------|----|---|--|--|--|--|--|--|--|--|-------|-----------------|---|---|
|            |            |            |           |                                       | PA15           | 1               | 10              |                      |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       | UART0_RTS      | 2               | 0               |                      |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           | PA15                                  | TIMA0_C2       | 5               | Ю               |                      |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
| 11         | 19         | 30         | 30        | PINCM37                               | UART0_TX       | 6               | 0               | HSIO (high<br>speed) |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           | 0x40428090                            | TIMG8_IDX      | 7               | I               |                      |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       |                |                 | TIMG1_C0        | 8                    | Ю  |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       |                | WAKE            | (Non-IOMUX 1) 0 | I                    |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       | PA16           | 1               | Ю               |                      |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       |                | TIMA0_C2N       | 5               | 0                    |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       | UART0_RX       | 6               | I               |                      |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
| 12         | 20         | 31         | 31        | PA16                                  | FCC_IN         | 7               | I               | HDIO (high           |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
| 12         | 20         | 31         | 31        | PINCM38<br>0x40428094                 | TIMG1_C1       | 8               | 10              | drive)               |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           | 0X10120001                            | TIMA0_C0       | 11              | 10              |                      |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       | WAKE           | (Non-IOMUX 1) 0 | 1               |                      |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       | A0_13          | (Non-IOMUX 2) 0 | Α               |                      |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       | PA17           | 1               | Ю               |                      |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            | 32        |                                       | UART1_TX       | 2               | 0               |                      |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       |                | PA17            | TIMA0_C3        | 5                    | 10 |   |  |  |  |  |  |  |  |  |       |                 |   |   |
| 13         | 21         | 32         |           |                                       | TIMG8_C0       | 6               | 10              | HDIO (high<br>drive) |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       | SPI0_CS1       | 8               | 10              |                      |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       | WAKE           | (Non-IOMUX 1) 0 | - 1             |                      |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       | A0_14          | (Non-IOMUX 2) 0 | А               |                      |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       |                |                 |                 | PA18                 | 1  | Ю |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       |                |                 | UART1_RX        | 2                    | I  |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       |                |                 | TIMA0_C3N       | 5                    | 0  |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           | PA18                                  | TIMG8_C1       | 6               | 10              | 1                    |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
| 14         | 22         | 33         | 33        | PINCM40                               | SPI0_CS0       | 8               | 10              | HDIO (high           |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           | 0x4042809c                            | TIMA0_C1       | 11              | 10              | drive)               |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       | BSL_invoke     | (Non-IOMUX 1) 0 | I               |                      |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       | WAKE           | (Non-IOMUX 2) 0 | 1               |                      |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       | A0_4           | (Non-IOMUX 3) 0 | А               |                      |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       | PA19           | 1               | Ю               |                      |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            | -          |            |           | PA19                                  | SWDIO          | 2               | Ю               | SDIO                 |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
| 15         | 23         | 34         | 34        | PINCM41<br>0x404280a0                 | TIMA0_C2       | 5               | Ю               | (standard)           |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           | UX4U4Z0UAU                            | TIMG0_C0       | 6               | Ю               | 1                    |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       | PA20           | 1               | Ю               |                      |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           | PA20                                  | SWCLK          | 2               | I               | SDIO                 |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
| 16         | 24         | 35         | 35        | PINCM42                               | TIMA0_C2N      | 5               | 0               | (standard)           |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           | 0x404280a4                            | TIMG0_C1       | 6               | IO              | 1                    |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       | PA21           | 1               | IO              |                      |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       | SPI0_CS3       | 3               | 10              | 1                    |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           | PA21                                  | UART1_CTS      | 4               | 1               | SDIO<br>(standard    |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
| 17         | 25         | 39         | 39        | PINCM46                               | TIMA0 C0       | 5               | IO              |                      |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           | 0x404280b4                            | TIMG8_C0       | 9               | 10              |                      |    |   |  |  |  |  |  |  |  |  |       |                 |   |   |
|            |            |            |           |                                       |                |                 |                 |                      |    |   |  |  |  |  |  |  |  |  | VREF- | (Non-IOMUX 1) 0 | A | + |



| RGE<br>PIN | RHB<br>PIN | RGZ<br>PIN | PT<br>PIN | PIN NAME/<br>IOMUX REG/<br>IOMUX ADDR | SIGNAL<br>NAME | IOMUX<br>PF     | SIGNAL<br>TYPE | BUFFER<br>TYPE  |      |      |            |   |    |  |
|------------|------------|------------|-----------|---------------------------------------|----------------|-----------------|----------------|-----------------|------|------|------------|---|----|--|
|            |            |            |           |                                       | PA22           | 1               | 10             |                 |      |      |            |   |    |  |
|            |            |            |           |                                       | SPI0_CS2       | 3               | Ю              |                 |      |      |            |   |    |  |
|            |            |            |           |                                       | UART1_RTS      | 4               | 0              |                 |      |      |            |   |    |  |
|            |            |            |           | PA22                                  | TIMA0_C0N      | 5               | 0              |                 |      |      |            |   |    |  |
| 18         | 26         | 40         | 40        | PINCM47                               | TIMA0_C1       | 6               | Ю              | SDIO (standard) |      |      |            |   |    |  |
|            |            |            |           |                                       |                |                 | 0x404280b8     | CLK_OUT         | 7    | 0    | (Standard) |   |    |  |
|            |            |            |           |                                       | I2C0_SCL       | 8               | IOD            |                 |      |      |            |   |    |  |
|            |            |            |           |                                       |                |                 |                |                 |      |      | TIMG8_C1   | 9 | 10 |  |
|            |            |            |           |                                       | A0_7           | (Non-IOMUX 1) 0 | Α              |                 |      |      |            |   |    |  |
|            |            |            |           |                                       | PA23           | 1               | 10             |                 |      |      |            |   |    |  |
|            |            |            |           |                                       | SPI0_CS3       | 3               | 10             |                 |      |      |            |   |    |  |
| 40         | 07         | 40         | 40        | PA23                                  | TIMA0_C3       | 5               | 10             | SDIO            |      |      |            |   |    |  |
| 19         | 27         | 43         | 43        | PINCM53<br>0x404280d0                 | TIMG8_C0       | 6               | Ю              | (standard)      |      |      |            |   |    |  |
|            |            |            |           | 0X40420000                            | TIMG0_C0       | 8               | Ю              |                 |      |      |            |   |    |  |
|            |            |            | 44        |                                       | VREF+          | (Non-IOMUX 1) 0 | Α              |                 |      |      |            |   |    |  |
|            |            |            |           |                                       |                |                 | PA24           | 1               | Ю    |      |            |   |    |  |
|            |            |            |           |                                       |                |                 |                | SPI0_CS2        | 3    | Ю    |            |   |    |  |
|            |            |            |           |                                       | PA24           | TIMA0_C3N       | 5              | 0               | SDIO |      |            |   |    |  |
| 20         | 28         | 44         |           | PINCM54<br>0x404280d4                 | TIMG8_C1       | 6               | 10             | (standard)      |      |      |            |   |    |  |
|            |            |            |           | 0x40426004                            | TIMG0_C1       | 9               | 10             |                 |      |      |            |   |    |  |
|            |            |            |           |                                       | A0_3           | (Non-IOMUX 1) 0 | Α              |                 |      |      |            |   |    |  |
|            | 29         | A.F.       |           | 45                                    | 45             |                 | PA25           | 1               | Ю    |      |            |   |    |  |
|            |            |            |           |                                       |                | PA25            | TIMA0_C3       | 5               | Ю    | SDIO |            |   |    |  |
| 21         | 29         | 45         | 45        | PINCM55<br>0x404280d8                 | TIMA0_C1N      | 6               | 0              | (standard)      |      |      |            |   |    |  |
|            |            |            |           | 0X40420000                            | A0_2           | (Non-IOMUX 1) 0 | Α              |                 |      |      |            |   |    |  |
|            |            |            |           |                                       | PA26           | 1               | Ю              | SDIO (standard) |      |      |            |   |    |  |
|            |            |            |           | PA26                                  | TIMG8_C0       | 4               | Ю              |                 |      |      |            |   |    |  |
| 22         | 30         | 46         | 46        | PINCM59                               | TIMA_FAL0      | 5               | I              |                 |      |      |            |   |    |  |
|            |            |            |           | 0x404280e8                            | TIMA0_C3N      | 6               | 0              |                 |      |      |            |   |    |  |
|            |            |            |           |                                       | A0_1           | (Non-IOMUX 1) 0 | Α              |                 |      |      |            |   |    |  |
|            |            |            |           |                                       | PA27           | 1               | 10             |                 |      |      |            |   |    |  |
|            |            |            |           |                                       | TIMG8_C1       | 4               | 10             | 1               |      |      |            |   |    |  |
|            | <u>.</u> . |            |           | PA27                                  | TIMA_FAL2      | 5               | I              | SDIO            |      |      |            |   |    |  |
|            | 31         | 47         | 47        | PINCM60<br>0x404280ec                 | CLK_OUT        | 6               | 0              | (standard)      |      |      |            |   |    |  |
|            |            |            |           | 0X404200EC                            | RTC_OUT        | 7               | 0              | 1               |      |      |            |   |    |  |
|            |            |            |           |                                       | A0_0           | (Non-IOMUX 1) 0 | A              |                 |      |      |            |   |    |  |
|            |            |            |           |                                       | PA28           | 1               | 10             |                 |      |      |            |   |    |  |
|            |            |            | 3 3       |                                       | UART0_TX       | 2               | 0              |                 |      |      |            |   |    |  |
|            |            |            |           |                                       | I2C0_SDA       | 3               | IOD            |                 |      |      |            |   |    |  |
|            |            |            |           | PA28                                  | TIMA0_C3       | 4               | 10             | HDIO (high-     |      |      |            |   |    |  |
|            |            | 3          |           | PINCM3                                | TIMA_FAL0      | 5               | I              | drive)          |      |      |            |   |    |  |
|            |            |            |           | 0x40428008                            | TIMA0_C1       | 6               | 10             | 1               |      |      |            |   |    |  |
|            |            |            |           |                                       | SPI0_CS3       | 7               | 10             | -               |      |      |            |   |    |  |
|            |            |            |           |                                       | WAKE           | (Non-IOMUX 1) 0 | ı              | 1               |      |      |            |   |    |  |

Submit Document Feedback



| RGE<br>PIN | RHB<br>PIN | RGZ<br>PIN | PT<br>PIN | PIN NAME/<br>IOMUX REG/<br>IOMUX ADDR | SIGNAL<br>NAME | IOMUX<br>PF     | SIGNAL<br>TYPE | BUFFER<br>TYPE     |    |  |  |  |  |  |     |   |   |  |
|------------|------------|------------|-----------|---------------------------------------|----------------|-----------------|----------------|--------------------|----|--|--|--|--|--|-----|---|---|--|
|            |            |            |           |                                       | PA31           | 1               | Ю              |                    |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           |                                       | UART0_RX       | 2               | I              |                    |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           | PA31                                  | I2C0_SCL       | 3               | IOD            | SDIO               |    |  |  |  |  |  |     |   |   |  |
|            |            | 5          | 5         | PINCM6                                | TIMA0_C3N      | 4               | 0              | (standard with     |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           | 0x40428014                            | CLK_OUT        | 6               | 0              | wake)              |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           |                                       | SPI0_CS3       | 7               | Ю              |                    |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           |                                       | WAKE           | (Non-IOMUX 1) 0 | I              |                    |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           |                                       | PB2            | 1               | Ю              |                    |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           |                                       | TIMA0_C3       | 5               | Ю              |                    |    |  |  |  |  |  |     |   |   |  |
|            |            | 14         | 14        | PB2                                   | UART1_CTS      | 6               | I              | SDIO               |    |  |  |  |  |  |     |   |   |  |
|            |            | 14         | 14        | PINCM15<br>0x40428038                 | TIMG1_C0       | 7               | 10             | (standard)         |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           |                                       | HFCLK_IN       | 10              | I              |                    |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           |                                       | SPI0_PICO      | 11              | Ю              |                    |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           |                                       | PB3            | 1               | Ю              |                    |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           |                                       | TIMA0_C3N      | 5               | 0              |                    |    |  |  |  |  |  |     |   |   |  |
|            |            | 4.5        | 45        | PB3                                   | UART1_RTS      | 6               | 0              | SDIO               |    |  |  |  |  |  |     |   |   |  |
|            |            | 15         | 15 15     | PINCM16<br>0x4042803c                 | TIMG1_C1       | 7               | 10             | (standard)         |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           |                                       |                | 0X40420000      | TIMA0_C0       | 10                 | 10 |  |  |  |  |  |     |   |   |  |
|            |            |            |           |                                       | SPI0_SCK       | 11              | 10             |                    |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           |                                       | PB6            | 1               | Ю              |                    |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           | PB6<br>PINCM23<br>0x40428058          | UART1_TX       | 2               | 0              |                    |    |  |  |  |  |  |     |   |   |  |
|            |            | 20         | 20        |                                       | TIMG8_C0       | 5               | Ю              | SDIO<br>(standard) |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           |                                       | TIMA_FAL2      | 8               | ı              | (standard)         |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           |                                       | SPI0_CS1       | 9               | Ю              |                    |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           |                                       |                |                 |                |                    |    |  |  |  |  |  | PB7 | 1 | Ю |  |
|            |            |            |           | PB7                                   | UART1_RX       | 2               | ı              | SDIO<br>(standard) |    |  |  |  |  |  |     |   |   |  |
|            |            | 21         | 21        | PINCM24<br>0x4042805c                 | TIMG8_C1       | 5               | Ю              |                    |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           | 0X4042803C                            | SPI0_CS2       | 8               | Ю              |                    |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           | PB8                                   | PB8            | 1               | 10             |                    |    |  |  |  |  |  |     |   |   |  |
|            |            | 22         | 22        | PINCM25                               | UART1_CTS      | 2               | ı              | SDIO<br>(standard) |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           | 0x40428060                            | TIMA0_C0       | 5               | 10             | (Standard)         |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           |                                       | PB9            | 1               | 10             |                    |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           | PB9                                   | UART1_RTS      | 2               | 0              | SDIO               |    |  |  |  |  |  |     |   |   |  |
|            |            | 23         | 23        | PINCM26<br>0x40428064                 | TIMA0_C0N      | 5               | 0              | (standard)         |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           | 0x40426004                            | TIMA0_C1       | 6               | 10             |                    |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           |                                       | PB14           | 1               | 10             |                    |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           | PB14                                  | TIMA0_C0       | 5               | 10             | SDIO               |    |  |  |  |  |  |     |   |   |  |
|            |            | 24         | 24        | PINCM31<br>0x40428078                 | TIMG8_IDX      | 6               | ı              | (standard)         |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           | UA4U4Z0U/0                            | SPI0_CS3       | 7               | 10             | 1                  |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           | PB15                                  | PB15           | 1               | 10             |                    |    |  |  |  |  |  |     |   |   |  |
|            |            | 25         | 25        | PINCM32<br>0x4042807c                 | TIMG8_C0       | 5               | Ю              | SDIO (standard)    |    |  |  |  |  |  |     |   |   |  |
|            |            |            |           | PB16                                  | PB16           | 1               | Ю              | 05:0               |    |  |  |  |  |  |     |   |   |  |
|            |            | 26         | 26        | PINCM33<br>0x40428080                 | TIMG8_C1       | 5               | Ю              | SDIO<br>(standard) |    |  |  |  |  |  |     |   |   |  |



| RGE | RHB | RGZ | PT  | PIN NAME/<br>IOMUX REG/ | SIGNAL    | IOMUX           | SIGNAL | BUFFER               |  |  |      |   |    |  |
|-----|-----|-----|-----|-------------------------|-----------|-----------------|--------|----------------------|--|--|------|---|----|--|
| PIN | PIN | PIN | PIN | IOMUX ADDR              | NAME      | PF              | TYPE   | TYPE                 |  |  |      |   |    |  |
|     |     |     |     |                         | PB17      | 1               | 10     |                      |  |  |      |   |    |  |
|     |     |     |     | PB17                    | SPI0_PICO | 3               | Ю      | 0010                 |  |  |      |   |    |  |
|     |     | 36  | 36  | PINCM43                 | I2C0_SCL  | 4               | IOD    | SDIO<br>(standard)   |  |  |      |   |    |  |
|     |     |     |     | 0x404280a8              | TIMA0_C2  | 5               | 10     |                      |  |  |      |   |    |  |
|     |     |     |     |                         | TIMG0_C0  | 6               | 10     |                      |  |  |      |   |    |  |
|     |     |     |     |                         | PB18      | 1               | 10     |                      |  |  |      |   |    |  |
|     |     |     |     | PB18                    | SPI0_SCK  | 3               | 10     |                      |  |  |      |   |    |  |
|     |     | 37  | 37  | PINCM44                 | I2C0_SDA  | 4               | IOD    | SDIO<br>(standard)   |  |  |      |   |    |  |
|     |     |     |     | 0x404280ac              | TIMA0_C2N | 5               | 0      | (,                   |  |  |      |   |    |  |
|     |     |     |     |                         | TIMG0_C1  | 6               | 10     |                      |  |  |      |   |    |  |
|     |     |     |     |                         | PB19      | 1               | 10     |                      |  |  |      |   |    |  |
|     |     |     |     |                         |           | SPI0_POCI       | 3      | 10                   |  |  |      |   |    |  |
|     |     | 38  | 20  | PB19                    | TIMG8_C1  | 4               | 10     | SDIO                 |  |  |      |   |    |  |
|     |     | 30  | 38  | PINCM45<br>0x404280b0   | UART0_CTS | 5               | I      | (standard)           |  |  |      |   |    |  |
|     |     |     |     | 0.00.120020             | TIMG8_IDX | 7               | I      |                      |  |  |      |   |    |  |
|     |     |     |     |                         | A0_5      | (Non-IOMUX 1) 0 | Α      |                      |  |  |      |   |    |  |
|     |     |     |     |                         |           |                 |        |                      |  |  | PB20 | 1 | 10 |  |
|     |     |     |     |                         | SPI0_CS2  | 2               | 10     | SDIO<br>(standard)   |  |  |      |   |    |  |
|     |     |     |     | PB20                    | TIMA0_C2  | 5               | 10     |                      |  |  |      |   |    |  |
|     |     | 41  | 41  | PINCM48                 | TIMA_FAL1 | 6               | I      |                      |  |  |      |   |    |  |
|     |     |     |     | 0x404280bc              | TIMA0_C1  | 7               | 10     |                      |  |  |      |   |    |  |
|     |     |     |     |                         | I2C0_SDA  | 9               | IOD    |                      |  |  |      |   |    |  |
|     |     |     |     |                         | A0_6      | (Non-IOMUX 1) 0 | Α      |                      |  |  |      |   |    |  |
|     |     |     |     |                         | PB24      | 1               | 10     |                      |  |  |      |   |    |  |
|     |     |     |     |                         | SPI0_CS3  | 2               | 10     |                      |  |  |      |   |    |  |
|     |     |     |     | PB24                    | SPI0_CS1  | 3               | 10     |                      |  |  |      |   |    |  |
|     |     | 42  | 42  | PINCM52                 | TIMA0_C3  | 5               | Ю      | FSIO (fail-<br>safe) |  |  |      |   |    |  |
|     |     |     |     | 0x404280cc              | TIMA0_C1N | 6               | 0      |                      |  |  |      |   |    |  |
|     |     |     |     |                         | UART0_TX  | 10              | 0      |                      |  |  |      |   |    |  |
|     |     |     |     |                         | UART0_RX  | 11              | I      | 1                    |  |  |      |   |    |  |
| 23  | 32  | 48  | 48  | VCORE                   | VCORE     | (Non-IOMUX 1) 0 | PWR    | PWR                  |  |  |      |   |    |  |
| 3   | 4   | 6   | 6   | VDD                     | VDD       | (Non-IOMUX 1) 0 | PWR    | PWR                  |  |  |      |   |    |  |
| 4   | 5   | 7   | 7   | VSS                     | VSS       | (Non-IOMUX 1) 0 | PWR    | PWR                  |  |  |      |   |    |  |

# 6.3 Signal Descriptions

Many MSPM0 signals are made available on multiple device pins. The following list describes the column headers:

- 1. SIGNAL NAME: The name of the signal which can be connected to one of the specified pins.
- 2. **PIN TYPE**: The signal direction and signal type:
  - I = Input
  - O = Output
  - IO = Input, output, or simultaneous input and output
  - ID = Input with open-drain behavior
  - OD = Output with open-drain behavior
  - IOD = Input, output, or simultaneous input and output with open-drain behavior
  - A = Analog
  - PWR = Power function



- 3. **DESCRIPTION**: A description of the signal.
- 4. **PIN**: Associated pin number.

For additional information on the pin multiplexing scheme, refer to the IOMUX chapter of the MSPM0 L-Series 32-MHz Microcontrollers Technical Reference Manual.

#### Note

The IOMUX only supports connecting one IOMUX-managed digital function to the pin at the same time. However, non-IOMUX managed signals (such as analog inputs and WAKE inputs) can be enabled on a pin at the same time that an IOMUX managed digital function is enabled on the pin. In this case, the designer must verify that no contention exists between the functions enabled on each pin.

Table 6-3. Analog to Digital Converter (ADC) Signal Descriptions

| SIGNAL<br>NAME | PIN<br>TYPE | DESCRIPTION                  | _  | RHB PIN | RGZ PIN | PT PIN |
|----------------|-------------|------------------------------|----|---------|---------|--------|
| A0_0           | А           | ADC0 analog input channel 0  |    | 31      | 47      | 47     |
| A0_1           | А           | ADC0 analog input channel 1  | 22 | 30      | 46      | 46     |
| A0_2           | А           | ADC0 analog input channel 2  | 21 | 29      | 45      | 45     |
| A0_3           | А           | ADC0 analog input channel 3  | 20 | 28      | 44      | 44     |
| A0_4           | А           | ADC0 analog input channel 4  | 14 | 22      | 33      | 33     |
| A0_5           | Α           | ADC0 analog input channel 5  |    |         | 38      | 38     |
| A0_6           | А           | ADC0 analog input channel 6  |    |         | 41      | 41     |
| A0_7           | Α           | ADC0 analog input channel 7  | 18 | 26      | 40      | 40     |
| A0_8           | А           | ADC0 analog input channel 8  |    | 16      | 27      | 27     |
| A0_9           | Α           | ADC0 analog input channel 9  |    | 17      | 28      | 28     |
| A0_12          | Α           | ADC0 analog input channel 12 |    | 18      | 29      | 29     |
| A0_13          | Α           | ADC0 analog input channel 13 | 12 | 20      | 31      | 31     |
| A0_14          | Α           | ADC0 analog input channel 14 | 13 | 21      | 32      | 32     |

#### Table 6-4. Bootstrap Loader (BSL) Signal Descriptions

| SIGNAL<br>NAME | PIN<br>TYPE | DESCRIPTION   | RGE PIN | RHB PIN | RGZ PIN | PT PIN |
|----------------|-------------|---|---------|---------|---------|--------|
| BSLRX          | I           | BSL UART receive signal (RXD)   | 10      | 15      | 19      | 19     |
| BSLSCL         | IOD         | BSL I2C clock signal (SCL)  | 1       | 2       | 2       | 2      |
| BSLSDA         | IOD         | BSL I2C data signal (SDA)   | 24      | 1       | 1       | 1      |
| BSLTX          | 0           | BSL UART transmit signal (TXD)  | 9       | 14      | 18      | 18     |
| BSL_invoke     | I           | BSL invoke signal (if BSL is enabled, must be HIGH during BOOTRST for a BSL entry, and LOW during BOOTRST to prevent BSL entry) | 14      | 22      | 33      | 33     |

# Table 6-5. Clock Module (CKM) Signal Descriptions

| SIGNAL<br>NAME | PIN<br>TYPE | DESCRIPTION                                     | RGE PIN  | RHB PIN                      | RGZ PIN                         | PT PIN                          |
|----------------|-------------|---|----------|------------------------------|---------------------------------|---------------------------------|
| CLK_OUT        | 0           | CLK_OUT digital clock output from the PMCU      | 18, 8, 9 | 11, 13,<br>14, 18,<br>26, 31 | 13, 17,<br>18, 29,<br>40, 47, 5 | 13, 17,<br>18, 29,<br>40, 47, 5 |
| FCC_IN         | 1           | Frequency clock counter (FCC) input signal      | 12, 24   | 1, 11, 16,<br>20, 9          | 1, 11, 13,<br>27, 31            | 1, 11, 13,<br>27, 31            |
| HFCLK_IN       | I           | High frequency clock digital clock input signal |          | 10, 12                       | 12, 14,<br>16                   | 12, 14,<br>16                   |
| LFCLK_IN       | I           | Low frequency clock digital clock input signal  | 7        | 8                            | 10                              | 10                              |



# Table 6-5. Clock Module (CKM) Signal Descriptions (continued)

| SIGNAL<br>NAME | PIN<br>TYPE | DESCRIPTION   | RGE PIN | RHB PIN | RGZ PIN | PT PIN |
|----------------|-------------|---|---------|---------|---------|--------|
| LFXIN          | Α           | Low frequency crystal oscillator (LFXT) signal                  | 6       | 7       | 9       | 9      |
| LFXOUT         | Α           | Low frequency crystal oscillator (LFXT) signal                  | 7       | 8       | 10      | 10     |
| ROSC           | А           | SYSOSC frequency correction loop (FCL) external resistor signal | 5       | 6       | 8       | 8      |

# **Table 6-6. General Purpose Input Output Module Signal Descriptions**

| Tab            | le 6-6. Gener | al Purpose Input Output Module | Signal Descr | Table 6-6. General Purpose Input Output Module Signal Descriptions |         |        |  |  |  |  |  |  |  |
|----------------|---------------|--------------------------------|--------------|--|---------|--------|--|--|--|--|--|--|--|
| SIGNAL<br>NAME | PIN<br>TYPE   | DESCRIPTION                    | RGE PIN      | RHB PIN  | RGZ PIN | PT PIN |  |  |  |  |  |  |  |
| PA0            | 10            | GPIO port A input/output 0     | 24           | 1  | 1       | 1      |  |  |  |  |  |  |  |
| PA1            | IO            | GPIO port A input/output 1     | 1            | 2  | 2       | 2      |  |  |  |  |  |  |  |
| PA2            | IO            | GPIO port A input/output 2     | 5            | 6  | 8       | 8      |  |  |  |  |  |  |  |
| PA3            | IO            | GPIO port A input/output 3     | 6            | 7  | 9       | 9      |  |  |  |  |  |  |  |
| PA4            | IO            | GPIO port A input/output 4     | 7            | 8  | 10      | 10     |  |  |  |  |  |  |  |
| PA5            | IO            | GPIO port A input/output 5     |              | 9  | 11      | 11     |  |  |  |  |  |  |  |
| PA6            | IO            | GPIO port A input/output 6     |              | 10   | 12      | 12     |  |  |  |  |  |  |  |
| PA7            | IO            | GPIO port A input/output 7     |              | 11   | 13      | 13     |  |  |  |  |  |  |  |
| PA8            | IO            | GPIO port A input/output 8     |              | 12   | 16      | 16     |  |  |  |  |  |  |  |
| PA9            | IO            | GPIO port A input/output 9     | 8            | 13   | 17      | 17     |  |  |  |  |  |  |  |
| PA10           | IO            | GPIO port A input/output 10    | 9            | 14   | 18      | 18     |  |  |  |  |  |  |  |
| PA11           | IO            | GPIO port A input/output 11    | 10           | 15   | 19      | 19     |  |  |  |  |  |  |  |
| PA12           | IO            | GPIO port A input/output 12    |              | 16   | 27      | 27     |  |  |  |  |  |  |  |
| PA13           | IO            | GPIO port A input/output 13    |              | 17   | 28      | 28     |  |  |  |  |  |  |  |
| PA14           | IO            | GPIO port A input/output 14    |              | 18   | 29      | 29     |  |  |  |  |  |  |  |
| PA15           | IO            | GPIO port A input/output 15    | 11           | 19   | 30      | 30     |  |  |  |  |  |  |  |
| PA16           | IO            | GPIO port A input/output 16    | 12           | 20   | 31      | 31     |  |  |  |  |  |  |  |
| PA17           | IO            | GPIO port A input/output 17    | 13           | 21   | 32      | 32     |  |  |  |  |  |  |  |
| PA18           | IO            | GPIO port A input/output 18    | 14           | 22   | 33      | 33     |  |  |  |  |  |  |  |
| PA19           | IO            | GPIO port A input/output 19    | 15           | 23   | 34      | 34     |  |  |  |  |  |  |  |
| PA20           | IO            | GPIO port A input/output 20    | 16           | 24   | 35      | 35     |  |  |  |  |  |  |  |
| PA21           | IO            | GPIO port A input/output 21    | 17           | 25   | 39      | 39     |  |  |  |  |  |  |  |
| PA22           | IO            | GPIO port A input/output 22    | 18           | 26   | 40      | 40     |  |  |  |  |  |  |  |
| PA23           | IO            | GPIO port A input/output 23    | 19           | 27   | 43      | 43     |  |  |  |  |  |  |  |
| PA24           | IO            | GPIO port A input/output 24    | 20           | 28   | 44      | 44     |  |  |  |  |  |  |  |
| PA25           | IO            | GPIO port A input/output 25    | 21           | 29   | 45      | 45     |  |  |  |  |  |  |  |
| PA26           | IO            | GPIO port A input/output 26    | 22           | 30   | 46      | 46     |  |  |  |  |  |  |  |
| PA27           | IO            | GPIO port A input/output 27    |              | 31   | 47      | 47     |  |  |  |  |  |  |  |
| PA28           | IO            | GPIO port A input/output 28    |              |  | 3       | 3      |  |  |  |  |  |  |  |
| PA31           | IO            | GPIO port A input/output 31    |              |  | 5       | 5      |  |  |  |  |  |  |  |
| PB2            | IO            | GPIO port B input/output 2     |              |  | 14      | 14     |  |  |  |  |  |  |  |
| PB3            | IO            | GPIO port B input/output 3     |              |  | 15      | 15     |  |  |  |  |  |  |  |
| PB6            | IO            | GPIO port B input/output 6     |              |  | 20      | 20     |  |  |  |  |  |  |  |
| PB7            | IO            | GPIO port B input/output 7     |              |  | 21      | 21     |  |  |  |  |  |  |  |
| PB8            | IO            | GPIO port B input/output 8     |              |  | 22      | 22     |  |  |  |  |  |  |  |
| PB9            | IO            | GPIO port B input/output 9     |              |  | 23      | 23     |  |  |  |  |  |  |  |
| PB14           | IO            | GPIO port B input/output 14    |              |  | 24      | 24     |  |  |  |  |  |  |  |
|                |               |                                |              |  |         |        |  |  |  |  |  |  |  |

Submit Document Feedback



# Table 6-6. General Purpose Input Output Module Signal Descriptions (continued)

| SIGNAL<br>NAME | PIN<br>TYPE | DESCRIPTION                 | RGE PIN | RHB PIN | ,  | PT PIN |
|----------------|-------------|-----------------------------|---------|---------|----|--------|
| PB15           | 10          | GPIO port B input/output 15 |         |         | 25 | 25     |
| PB16           | Ю           | GPIO port B input/output 16 |         |         | 26 | 26     |
| PB17           | Ю           | GPIO port B input/output 17 |         |         | 36 | 36     |
| PB18           | Ю           | GPIO port B input/output 18 |         |         | 37 | 37     |
| PB19           | Ю           | GPIO port B input/output 19 |         |         | 38 | 38     |
| PB20           | Ю           | GPIO port B input/output 20 |         |         | 41 | 41     |
| PB24           | Ю           | GPIO port B input/output 24 |         |         | 42 | 42     |

# Table 6-7. I2C Signal Descriptions

| SIGNAL<br>NAME | PIN<br>TYPE | DESCRIPTION                    | RGE PIN            | RHB PIN              | RGZ PIN                        | PT PIN                         |
|----------------|-------------|--------------------------------|--------------------|----------------------|--------------------------------|--------------------------------|
| 12C0_SCL       | IOD         | I2C0 serial clock signal (SCL) | 1, 10, 18,<br>8, 9 | 13, 14,<br>15, 2, 26 | 19, 2, 36,                     | 17, 18,<br>19, 2, 36,<br>40, 5 |
| I2C0_SDA       | IOD         | I2C0 serial data signal (SDA)  | 10, 24, 9          |                      | 1, 16, 18,<br>19, 3, 37,<br>41 |                                |

# **Table 6-8. IOMUX Signal Descriptions**

|                |             | •                                    |  |                         |                      |  |
|----------------|-------------|--------------------------------------|--|-------------------------|----------------------|--|
| SIGNAL<br>NAME | PIN<br>TYPE | DESCRIPTION                          | RGE PIN                                  | RHB PIN                 | RGZ PIN              | PT PIN   |
| WAKE           | I I         | Input signal to wake the device from | 1, 10, 11,<br>12, 13,<br>14, 2, 24,<br>9 | 19, 2, 20,<br>21, 22, 3 | 2, 3, 30,<br>31, 32, | 1, 18, 19,<br>2, 3, 30,<br>31, 32,<br>33, 4, 5 |

# Table 6-9. Power Management Unit (PMU) Signal Descriptions

| SIGNAL<br>NAME | PIN<br>TYPE | DESCRIPTION                | RGE PIN | RHB PIN | RGZ PIN | PT PIN |
|----------------|-------------|----------------------------|---------|---------|---------|--------|
| VCORE          | PWR         | VCORE capacitor connection | 23      | 32      | 48      | 48     |
| VDD            | PWR         | VDD supply                 | 3       | 4       | 6       | 6      |
| VSS            | PWR         | VSS (ground)               | 4       | 5       | 7       | 7      |

# Table 6-10. Real-time Clock (RTC) Signal Descriptions

| SIGNAL<br>NAME | PIN<br>TYPE | DESCRIPTION                   | RGE PIN | RHB PIN       | RGZ PIN       | PT PIN        |
|----------------|-------------|-------------------------------|---------|---------------|---------------|---------------|
| RTC_OUT        | 0           | Real-time clock output signal | 8       | 13, 17,<br>31 | 17, 28,<br>47 | 17, 28,<br>47 |

# Table 6-11. Serial Peripheral Interface (SPI) Signal Descriptions

| SIGNAL<br>NAME | PIN<br>TYPE | DESCRIPTION                              | RGE PIN | RHB PIN             | RGZ PIN                      | PT PIN                       |
|----------------|-------------|--|---------|---------------------|------------------------------|------------------------------|
| SPI0_PICO      | Ю           | SPI0 peripheral in controller out signal | 8       | 13, 18, 9           | 11, 14,<br>17, 29,<br>36     | 11, 14,<br>17, 29,<br>36     |
| SPI0_POCI      | Ю           | SPI0 peripheral out controller in signal | 7, 9    | 11, 14,<br>17, 8, 9 | 10, 11,<br>13, 18,<br>28, 38 | 10, 11,<br>13, 18,<br>28, 38 |
| SPI0_SCK       | Ю           | SPI0 serial clock                        | 10      | 10, 15,<br>16       | 12, 15,<br>19, 27,<br>37     | 12, 15,<br>19, 27,<br>37     |



Table 6-11. Serial Peripheral Interface (SPI) Signal Descriptions (continued)

| idalo o in contant oripinotal intertuco (c. 1) cignal zocomptione (contantaca) |             |                           |                 |                     |                              |   |  |
|--|-------------|---------------------------|-----------------|---------------------|------------------------------|---|--|
| SIGNAL<br>NAME   | PIN<br>TYPE | DESCRIPTION               | RGE PIN         | RHB PIN             | RGZ PIN                      | PT PIN                                      |  |
| SPI0_CS0   | Ю           | SPI0 chip select 0 signal | 14, 5, 7,<br>8  | 12, 13,<br>22, 6, 8 | 10, 16,<br>17, 33, 8         | 10, 16,<br>17, 33, 8                        |  |
| SPI0_CS1   | Ю           | SPI0 chip select 1 signal | 13, 6           | 16, 21, 7           | 20, 27,<br>32, 42, 9         | 20, 27,<br>32, 42, 9                        |  |
| SPI0_CS2   | Ю           | SPI0 chip select 2 signal | 18, 20          | 11, 18,<br>26, 28   | 13, 21,<br>29, 40,<br>41, 44 | 13, 21,<br>29, 40,<br>41, 44                |  |
| SPI0_CS3   | Ю           | SPI0 chip select 3 signal | 1, 17, 19,<br>6 |                     |                              | 16, 2, 24,<br>28, 3, 39,<br>42, 43, 5,<br>9 |  |

# Table 6-12. Serial Wire Debug (SWD) Signal Descriptions

| SIGNAL<br>NAME | PIN<br>TYPE | DESCRIPTION  | RGE PIN | RHB PIN | RGZ PIN | PT PIN |
|----------------|-------------|--|---------|---------|---------|--------|
| SWCLK I S      |             | Serial wire debug interface clock input signal       | 16      | 24      | 35      | 35     |
| SWDIO IO       |             | Serial wire debug interface data input/output signal | 15      | 23      | 34      | 34     |

# Table 6-13. System Controller (SYSCTL) Signal Descriptions

| SIGNAL<br>NAME | PIN<br>TYPE | DESCRIPTION  | RGE PIN | RHB PIN | RGZ PIN | PT PIN |
|----------------|-------------|--|---------|---------|---------|--------|
| NRST           | I           | Active-low reset signal (must be logic high for the device to start) | 2       | 3       | 4       | 4      |

# Table 6-14. Timer (TIMx) Signal Descriptions

| SIGNAL    | PIN  |  |                    |                         |  |  |
|-----------|------|--|--------------------|-------------------------|--|--|
| NAME      | TYPE | DESCRIPTION                                  | RGE PIN            | RHB PIN                 | RGZ PIN                                | PT PIN                                 |
| TIMA0_C0  | Ю    | TIMA0 capture/compare 0 signal               | 12, 17,<br>24, 5   | 1, 12, 20,<br>25, 6     | 1, 15, 16,<br>22, 24,<br>31, 39, 8     | 1, 15, 16,<br>22, 24,<br>31, 39, 8     |
| TIMA0_C1  | Ю    | TIMA0 capture/compare 1 signal               | 1, 14, 18,<br>6, 8 | 11, 13, 2,<br>22, 26, 7 | 13, 17, 2,<br>23, 3, 33,<br>40, 41, 9  | 13, 17, 2,<br>23, 3, 33,<br>40, 41, 9  |
| TIMA0_C2  | Ю    | TIMA0 capture/compare 2 signal               | 11, 15, 6,<br>9    | 11, 14,<br>19, 23, 7    | 13, 18,<br>30, 34,<br>36, 41, 9        | 13, 18,<br>30, 34,<br>36, 41, 9        |
| TIMA0_C3  | Ю    | TIMA0 capture/compare 3 signal               | 13, 19,<br>21, 7   | 16, 21,<br>27, 29, 8    | 10, 14,<br>27, 3, 32,<br>42, 43,<br>45 | 10, 14,<br>27, 3, 32,<br>42, 43,<br>45 |
| TIMA0_CON | 0    | TIMA0 capture/compare 0 complementary output | 18, 8              | 13, 26                  | 17, 23,<br>40                          | 17, 23,<br>40                          |
| TIMA0_C1N | 0    | TIMA0 capture/compare 1 complementary output | 21, 7              | 29, 8                   | 10, 42,<br>45                          | 10, 42,<br>45                          |
| TIMA0_C2N | 0    | TIMA0 capture/compare 2 complementary output | 10, 12,<br>16, 5   | 10, 15,<br>20, 24, 6    | 12, 19,<br>31, 35,<br>37, 8            | 12, 19,<br>31, 35,<br>37, 8            |
| TIMA0_C3N | 0    | TIMA0 capture/compare 3 complementary output | 14, 20,<br>22, 5   | 17, 22,<br>28, 30, 6    | 15, 28,<br>33, 44,<br>46, 5, 8         | 15, 28,<br>33, 44,<br>46, 5, 8         |
| TIMA_FAL0 | I    | Timer fault input 0                          | 10, 22, 5          | 10, 12,<br>15, 30, 6    | 12, 16,<br>19, 3, 46,<br>8             | 12, 16,<br>19, 3, 46,<br>8             |

Submit Document Feedback



Table 6-14. Timer (TIMx) Signal Descriptions (continued)

| SIGNAL<br>NAME | PIN<br>TYPE | DESCRIPTION                                 | RGE PIN                    | RHB PIN                           | RGZ PIN  | PT PIN   |
|----------------|-------------|---|----------------------------|-----------------------------------|--|--|
| TIMA_FAL1      | I           | Timer fault input 1                         | 24, 5, 9                   | 1, 14, 6,<br>9                    | 1, 11, 18,<br>41, 8                                  | 1, 11, 18,<br>41, 8                                  |
| TIMA_FAL2      | I           | Timer fault input 2                         | 1                          | 12, 2, 31                         | 16, 2, 20,<br>47                                     | 16, 2, 20,<br>47                                     |
| TIMG8_IDX      | I           | TIMG8 quadrature encoder index pulse signal | 1, 11                      | 11, 19, 2                         | 13, 2, 24,<br>30, 38                                 | 13, 2, 24,<br>30, 38                                 |
| TIMG0_C0       | Ю           | TIMG0 capture/compare 0 signal              | 15, 19,<br>24, 9           | 1, 14, 16,<br>23, 27, 9           | 1, 11, 18,<br>27, 34,<br>36, 43                      | 1, 11, 18,<br>27, 34,<br>36, 43                      |
| TIMG0_C1       | Ю           | TIMG0 capture/compare 1 signal              | 1, 10, 16,<br>20           | 10, 15,<br>17, 2, 24,<br>28       | 12, 19, 2,<br>28, 35,<br>37, 44                      | 12, 19, 2,<br>28, 35,<br>37, 44                      |
| TIMG1_C0       | Ю           | TIMG1 capture/compare 0 signal              | 11                         | 19                                | 14, 30   | 14, 30   |
| TIMG1_C1       | Ю           | TIMG1 capture/compare 1 signal              | 12                         | 20                                | 15, 31   | 15, 31   |
| TIMG8_C0       | Ю           | TIMG8 capture/compare 0 signal              | 1, 13, 17,<br>19, 22, 6    | 11, 2, 21,<br>25, 27,<br>30, 7, 9 | 11, 13, 2,<br>20, 25,<br>32, 39,<br>43, 46, 9        | 11, 13, 2,<br>20, 25,<br>32, 39,<br>43, 46, 9        |
| TIMG8_C1       | Ю           | TIMG8 capture/compare 1 signal              | 14, 18,<br>20, 24, 5,<br>7 | 1, 10, 22,<br>26, 28,<br>31, 6, 8 | 1, 10, 12,<br>21, 26,<br>33, 38,<br>40, 44,<br>47, 8 | 1, 10, 12,<br>21, 26,<br>33, 38,<br>40, 44,<br>47, 8 |

# Table 6-15. Universal Asynchronous Receiver Transmitter (UART) Signal Descriptions

| SIGNAL<br>NAME | PIN<br>TYPE | DESCRIPTION                 | RGE PIN   | RHB PIN          | RGZ PIN                  | PT PIN                   |
|----------------|-------------|-----------------------------|-----------|------------------|--------------------------|--------------------------|
| UART0_CTS      | ı           | UART0 clear to send signal  | 8         | 13, 18, 9        | 11, 17,<br>29, 38        | 11, 17,<br>29, 38        |
| UARTO_RTS      | 0           | UART0 ready to send signal  | 11        | 10, 12,<br>19    | 12, 16,<br>30            | 12, 16,<br>30            |
| UART0_RX       | ı           | UART0 receive signal (RXD)  | 1, 10, 12 | 15, 2, 20        | 19, 2, 31,<br>42, 5      | 19, 2, 31,<br>42, 5      |
| UART0_TX       | 0           | UART0 transmit signal (TXD) | 11, 24, 9 | 1, 14, 19        | 1, 18, 3,<br>30, 42      | 1, 18, 3,<br>30, 42      |
| UART1_CTS      | I           | UART1 clear to send signal  | 17        | 16, 25           | 14, 22,<br>27, 39        | 14, 22,<br>27, 39        |
| UART1_RTS      | 0           | UART1 ready to send signal  | 18        | 17, 26           | 15, 23,<br>28, 40        | 15, 23,<br>28, 40        |
| UART1_RX       | I           | UART1 receive signal (RXD)  | 14, 7, 8  | 10, 13,<br>22, 8 | 10, 12,<br>17, 21,<br>33 | 10, 12,<br>17, 21,<br>33 |
| UART1_TX       | 0           | UART1 transmit signal (TXD) | 13, 6     | 12, 21, 7,<br>9  | 11, 16,<br>20, 32, 9     | 11, 16,<br>20, 32, 9     |

# Table 6-16. Voltage Reference Signal Descriptions

| SIGNAL<br>NAME | PIN<br>TYPE | DESCRIPTION                      | RGE PIN | RHB PIN | RGZ PIN | PT PIN |
|----------------|-------------|----------------------------------|---------|---------|---------|--------|
| VREF+          | Α           | Voltage reference positive input | 19      | 27      | 43      | 43     |
| VREF-          | Α           | Voltage reference negative input | 17      | 25      | 39      | 39     |



# **6.4 Connections for Unused Pins**

Table 6-17 lists the correct termination of unused pins.

**Table 6-17. Connection of Unused Pins** 

| PIN <sup>(1)</sup> | POTENTIAL | COMMENT   |
|--------------------|-----------|---|
| PAx, PBx           | Open      | Set corresponding pin functions to GPIO (PINCMx.PF = 0x1) and configure unused pins to output low or input with internal pullup or pulldown resistor. |
| NRST               | vcc       | NRST is an active-low reset signal; the pin must be pulled high to VCC or the device cannot start. For more information, see Section 9.1.             |

(1) Any unused pin with a function that is shared with general-purpose I/O must follow the "PAx, PBx" unused pin connection guidelines.

Submit Document Feedback



# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

|                  |                               |   | MIN  | MAX                                | UNIT |
|------------------|-------------------------------|---|------|------------------------------------|------|
| VDD              | Supply voltage                | At VDD pin  | -0.3 | 4.1                                | V    |
| VI               | Input voltage                 | Applied to any 5-V tolerant open-drain pins               | -0.3 | 5.5                                | V    |
| VI               | Input voltage                 | Applied to any common tolerance pins                      | -0.3 | V <sub>DD</sub> + 0.3<br>(4.1 MAX) | V    |
| I <sub>VDD</sub> | Current into VDD pin (source) | -40°C ≤ Tj ≤ 130°C, VDD>=2.7V                             |      | 80                                 | mA   |
|                  | Current into VDD pin (source) | -40°C ≤ Tj ≤ 85°C, VDD>=2.7V                              |      | 100                                | mA   |
|                  | Current out of VSS pin (sink) | -40°C ≤ Tj ≤ 130°C, VDD>=2.7V                             |      | 80                                 | mA   |
| I <sub>VSS</sub> | Current out of VSS pin (sink) | -40°C ≤ Tj ≤ 85°C, VDD>=2.7V                              |      | 100                                | mA   |
|                  | Current of SDIO pin           | Current sunk or sourced by SDIO pin, VDD>=2.7V            |      | 6                                  | mA   |
|                  | Current of HS_IO pin          | Current sunk or sourced by HSIO pin, VDD>=2.7V            |      | 6                                  | mA   |
| I <sub>IO</sub>  | Current of HDIO pin           | Current sunk or sourced by HDIO pin                       |      | 20                                 | mA   |
|                  | Current of ODIO pin           | Current sunk by ODIO pin                                  |      | 20                                 | mA   |
| I <sub>D</sub>   | Supported diode current       | Diode current at any device pin (excluding Open Drain IO) | -2   | 2                                  | mA   |
| T <sub>J</sub>   | Junction temperature          | Junction temperature                                      | -40  | 130                                | °C   |
| T <sub>stg</sub> | Storage temperature           | Storage temperature                                       | -40  | 150                                | °C   |

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime

# 7.2 ESD Ratings

|                    |                         |  | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
|                    |                         | Human body model (HBM), per ANSI/ESDA/<br>JEDEC JS-001, all pins             | ±2000 |      |
| V <sub>(ESD)</sub> | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins    | ±500  | V    |
|                    |                         | Charged device model (CDM), per JEDEC specification JESD22-C101, Corner Pins | ±750  |      |

# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|                    |   | MIN  | NOM  | MAX | UNIT |
|--------------------|---|------|------|-----|------|
| VDD                | Supply voltage  | 1.62 |      | 3.6 | V    |
| VCORE              | Voltage on VCORE pin (2)                                    |      | 1.35 |     | V    |
| C <sub>VDD</sub>   | Capacitor connected betwen VDD and VSS (1)                  |      | 10   |     | uF   |
| C <sub>VCORE</sub> | Capacitor connected between VCORE and VSS (1) (2)           |      | 470  |     | nF   |
| T <sub>A</sub>     | Ambient temperature   | -40  |      | 125 | °C   |
| TJ                 | Max junction temperature                                    |      |      | 130 | °C   |
| f <sub>MCLK</sub>  | MCLK, CPUCLK, ULPCLK frequency with 1 flash wait state (3)  |      |      | 32  | MHz  |
| f <sub>MCLK</sub>  | MCLK, CPUCLK, ULPCLK frequency with 0 flash wait states (3) |      |      | 24  | MHz  |

<sup>(1)</sup> Connect C<sub>VDD</sub> and C<sub>VCORE</sub> between VDD/VSS and VCORE/VSS, respectively, as close to the device pins as possible. A low-ESR capacitor with at least the specified value and tolerance of ±20% or better is required for C<sub>VDD</sub> and C<sub>VCORE</sub>.



- (2) The VCORE pin must only be connected to C<sub>VCORE</sub>. Do not supply any voltage or apply any external load to the VCORE pin.
- (3) Wait states are managed automatically by the system controller (SYSCTL) and do not need to be configured by application software unless MCLK is sourced from a high speed clock source (HSCLK sourced from HFCLK).

# 7.4 Thermal Information

|                       | THERMAL METRIC <sup>(1)</sup>                | PACKAGE       | VALUE | UNIT |
|-----------------------|--|---------------|-------|------|
| $R_{\theta JA}$       | Junction-to-ambient thermal resistance       |               | 76.8  | °C/W |
| $R_{\theta JC(top)}$  | Junction-to-case (top) thermal resistance    |               | 33.1  | °C/W |
| $R_{\theta JB}$       | Junction-to-board thermal resistance         | LQFP-48 (PT)  | 48.5  | °C/W |
| $\Psi_{JT}$           | Junction-to-top characterization parameter   | LQFP-40 (P1)  | 2.9   | °C/W |
| $\Psi_{JB}$           | Junction-to-board characterization parameter |               | 48    | °C/W |
| R <sub>0JC(bot)</sub> | Junction-to-case (bottom) thermal resistance | VQFN-48 (RGZ) | N/A   | °C/W |
| $R_{\theta JA}$       | Junction-to-ambient thermal resistance       |               | 32.5  | °C/W |
| R <sub>0JC(top)</sub> | Junction-to-case (top) thermal resistance    |               | 23.1  | °C/W |
| R <sub>θJB</sub>      | Junction-to-board thermal resistance         | VOEN 49 (DCZ) | 14.8  | °C/W |
| $\Psi_{JT}$           | Junction-to-top characterization parameter   | VQFN-40 (RGZ) | 0.6   | °C/W |
| $\Psi_{JB}$           | Junction-to-board characterization parameter |               | 14.7  | °C/W |
| R <sub>θJC(bot)</sub> | Junction-to-case (bottom) thermal resistance |               | 6.3   | °C/W |
| $R_{\theta JA}$       | Junction-to-ambient thermal resistance       |               | 35.2  | °C/W |
| R <sub>0JC(top)</sub> | Junction-to-case (top) thermal resistance    |               | 27.8  | °C/W |
| R <sub>θJB</sub>      | Junction-to-board thermal resistance         | VQFN-32 (RHB) | 16.2  | °C/W |
| $\Psi_{JT}$           | Junction-to-top characterization parameter   | VQFN-32 (KND) | 0.7   | °C/W |
| $\Psi_{JB}$           | Junction-to-board characterization parameter |               | 16.1  | °C/W |
| $R_{\theta JC(bot)}$  | Junction-to-case (bottom) thermal resistance |               | 6.3   | °C/W |
| $R_{\theta JA}$       | Junction-to-ambient thermal resistance       |               | 43.6  | °C/W |
| R <sub>θJC(top)</sub> | Junction-to-case (top) thermal resistance    |               | 36.8  | °C/W |
| R <sub>θJB</sub>      | Junction-to-board thermal resistance         | VOEN 24 (DOE) | 20.9  | °C/W |
| $\Psi_{JT}$           | Junction-to-top characterization parameter   | VQFN-24 (RGE) | 0.9   | °C/W |
| $\Psi_{JB}$           | Junction-to-board characterization parameter |               | 20.8  | °C/W |
| R <sub>0JC(bot)</sub> | Junction-to-case (bottom) thermal resistance |               | 6.3   | °C/W |
|                       |  |               |       |      |

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 7.5 Supply Current Characteristics

# 7.5.1 RUN/SLEEP Modes

VDD=3.3V. All inputs tied to 0V or VDD. Outputs do not source or sink any current. All peripherals are disabled.

|   | PARAMETER                                 | MCLK  | -40°C  | 2     | 5°C | 85  | °C  | C 105°C |     | 125 | 5°C | UNIT   |
|---|---|-------|--------|-------|-----|-----|-----|---------|-----|-----|-----|--------|
|   | PARAMETER                                 | WICLK | TYP MA | X TYP | MAX | TYP | MAX | TYP     | MAX | TYP | MAX | UNII   |
| RUN Mode  |   |       |        | •     |     |     |     |         |     |     |     |        |
| IDD <sub>RUN</sub> MCLK=SYSOSC, CoreMa execute from flash | MCLK=SYSOSC, CoreMark,                    | 32MHz | 3.4    | 3.4   |     | 3.4 |     | 3.4     |     | 3.4 |     | mA     |
|   | execute from flash                        | 4MHz  | 0.7    | 0.7   | ,   | 0.7 |     | 0.7     |     | 0.7 |     | IIIA   |
|   | MCLK=SYSOSC, While(1), execute from flash | 32MHz | 62 TB  | D 63  | TBD | 63  | TBD | 63      | TBD | 64  | TBD |        |
| IDD <sub>RUN</sub> ,<br>per MHz                           | MCLK=SYSOSC, CoreMark, execute from flash | 32MHz | 105    | 106   | i   | 106 |     | 107     |     | 107 |     | uA/Mhz |
|   | MCLK=SYSOSC, CoreMark, execute from flash | 4MHz  | 169    | 170   |     | 173 |     | 176     |     | 184 |     |        |
| SLEEP Mo  | de  |       |        | •     |     |     |     |         |     |     |     |        |
| IDD <sub>SLEEP</sub>                                      | MCLK=LFCLK, CPU is halted                 | 32KHz | 279 TB | D 280 | TBD | 289 | TBD | 300     | TBD | 328 | TBD | uA     |

Submit Document Feedback



VDD=3.3V. All inputs tied to 0V or VDD. Outputs do not source or sink any current. All peripherals are disabled.

|                      | PARAMETER                           |      | -40        | )°C | 25   | °C  | 85   | °C  | 105  | 5°C | 125  | s°C | UNIT |
|----------------------|-------------------------------------|------|------------|-----|------|-----|------|-----|------|-----|------|-----|------|
|                      |                                     |      | MCLK TYP M | MAX | TYP  | MAX | TYP  | MAX | TYP  | MAX | TYP  | MAX | UNIT |
| IDD                  | IDDSLEEP MCLK=SYSOSC, CPU is halted |      | 1539       | TBD | 1550 | TBD | 1560 | TBD | 1569 | TBD | 1595 | TBD | uA   |
| IDD <sub>SLEEP</sub> | INICER-31303C, CFO is flatted       | 4MHz | 465        | TBD | 469  | TBD | 480  | TBD | 492  | TBD | 520  | TBD | uA   |

# 7.5.2 STOP/STANDBY Modes

VDD=3.3V. All inputs tied to 0V or VDD. Outputs do not source or sink any current. All peripherals not noted are disabled.

|                      | DADAMETED  | 111 DOL 16 | -40 | °C  | 25  | °C  | 85  | °C  | 105 | 5°C | 125 | °C  | LINUT |
|----------------------|--|------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-------|
|                      | PARAMETER  | ULPCLK     | TYP | MAX | UNIT  |
| STOP Mod             | e  |            |     |     |     |     |     |     |     |     |     |     |       |
| IDD <sub>STOP0</sub> | SYSOSC=32MHz,<br>USE4MHZSTOP=0,<br>DISABLESTOP=0 | - 4MHz     | 669 | TBD | 675 | TBD | 679 | TBD | 681 | TBD | 688 | TBD |       |
| IDD <sub>STOP1</sub> | SYSOSC=4MHz,<br>USE4MHZSTOP=1,<br>DISABLESTOP=0  | 41011 12   | 223 | TBD | 228 | TBD | 233 | TBD | 236 | TBD | 244 | TBD | uA    |
| IDD <sub>STOP2</sub> | SYSOSC off, DISABLESTOP=1,<br>ULPCLK=LFCLK       | 32kHz      | 49  | TBD | 52  | TBD | 55  | TBD | 57  | TBD | 65  | TBD |       |
| STANDBY              | Mode   |            |     |     |     |     |     |     |     |     |     |     |       |
| IDD <sub>STBY0</sub> | LFCLK=LFXT, STOPCLKSTBY=0, RTC enabled           |            | 1.6 | TBD | 1.7 | TBD | 3   | TBD | 5   | TBD | 12  | TBD |       |
|                      | LFCLK=LFOSC, STOPCLKSTBY=1, RTC enabled          | 32kHz      | 1.3 | TBD | 1.4 | TBD | 3   | TBD | 5   | TBD | 12  | TBD | uA    |
| IDD <sub>STBY1</sub> | LFCLK=LFXT, STOPCLKSTBY=1, RTC enabled           | JEKIL      | 1.3 | TBD | 1.4 | TBD | 3   | TBD | 5   | TBD | 12  | TBD | uA.   |
|                      | LFCLK=LFXT, STOPCLKSTBY=1,<br>GPIOA enabled      |            | 1.3 | TBD | 1.4 | TBD | 3   | TBD | 5   | TBD | 12  | TBD |       |

#### 7.5.3 SHUTDOWN Mode

All inputs tied to 0V or VDD. Outputs do not source or sink any current. Core regulator is powered down.

|                     | PARAMETER                       | VDD  | -40°C   | 25°C    | 85°C    | 105°C   | 125°C   | UNIT |
|---------------------|---------------------------------|------|---------|---------|---------|---------|---------|------|
|                     | FARAINETER                      | VUU  | TYP MAX | ONII |
| IDD <sub>SHDN</sub> | Supply current in SHUTDOWN mode | 3.3V | 57      | 75      | 464     | 1069    | 2961    | nA   |



# 7.6 Power Supply Sequencing

# 7.6.1 Power Supply Ramp

Figure 7-1 shows the relationships of POR-, POR+, BOR0-, and BOR0+ during powerup and powerdown.




Figure 7-1. Power Cycle POR and BOR Conditions

# 7.6.2 POR and BOR

over operating free-air temperature range (unless otherwise noted)

|                             | PARAMETER                                       | TEST CONDITIONS  | MIN  | TYP  | MAX  | UNIT |
|-----------------------------|---|--|------|------|------|------|
|                             |   | Rising   |      |      | 0.1  | V/us |
| dVDD/dt                     | VDD (supply voltage) slew rate                  | Falling (2)  |      |      | 0.01 | v/us |
|                             |   | Falling, STANDBY                                       |      |      | 0.1  | V/ms |
| V <sub>POR+</sub>           | Power-on reset voltage level                    | Rising (1)   | 0.91 | 1.30 | 1.5  | V    |
| V <sub>POR-</sub>           | Power-on reset voltage level                    | Falling (1)  | 0.87 | 1.25 | 1.48 | V    |
| V <sub>HYS, POR</sub>       | POR hysteresis                                  |  | 30   | 58   | 74   | mV   |
|                             |   | -40°C ≤ Tj ≤ 30°C<br>Cold start, rising <sup>(1)</sup> | 1.45 | 1.54 | 1.62 |      |
| V <sub>BOR0+,</sub><br>COLD |   | 30°C ≤ Tj ≤ 85°C<br>Cold start, rising <sup>(1)</sup>  | 1.48 | 1.56 | 1.64 |      |
|                             | Brown-out reset voltage level 0 (default level) | 85°C ≤ Tj ≤ 130°C<br>Cold start, rising <sup>(1)</sup> | 1.48 | 1.57 | 1.66 | V    |
| V <sub>BOR0+</sub>          |   | Rising (1) (2)   | 1.56 | 1.59 | 1.62 |      |
| V <sub>BOR0</sub> -         |   | Falling (1) (2)  | 1.55 | 1.58 | 1.61 |      |
| V <sub>BOR0, STB</sub>      | ,   | STANDBY mode (1)                                       | 1.51 | 1.56 | 1.61 |      |
| V <sub>BOR1+</sub>          |   | Rising (1) (2)   | 2.13 | 2.17 | 2.21 |      |
| V <sub>BOR1-</sub>          | Brown-out-reset voltage level 1                 | Falling (1) (2)  | 2.10 | 2.14 | 2.18 | V    |
| V <sub>BOR1, STB</sub>      | ,   | STANDBY mode (1)                                       | 2.06 | 2.13 | 2.20 |      |
| V <sub>BOR2+</sub>          |   | Rising (1) (2)   | 2.73 | 2.77 | 2.82 |      |
| V <sub>BOR2</sub> -         | Brown-out-reset voltage level 2                 | Falling (1) (2)  | 2.7  | 2.74 | 2.79 | V    |
| V <sub>BOR2, STB</sub>      | ,   | STANDBY mode (1)                                       | 2.62 | 2.71 | 2.8  |      |
| V <sub>BOR3+</sub>          |   | Rising (1) (2)   | 2.88 | 2.96 | 3.04 |      |
| V <sub>BOR3</sub> -         | Brown-out-reset voltage level 3                 | Falling (1) (2)  | 2.85 | 2.93 | 3.01 | V    |
| V <sub>BOR3, STB</sub>      | ,   | STANDBY mode (1)                                       | 2.82 | 2.92 | 3.02 |      |
| \/                          | Province of tracet by storesia                  | Level 0 (1)  |      | 15   | 21   | mV   |
| $V_{HYS,BOR}$               | Brown-out reset hysteresis                      | Levels 1-3 <sup>(1)</sup>                              |      | 34   | 40   | mv   |

Submit Document Feedback



over operating free-air temperature range (unless otherwise noted)

|                      | PARAMETER             | TEST CONDITIONS     | MIN | TYP | MAX | UNIT |
|----------------------|-----------------------|---------------------|-----|-----|-----|------|
| T <sub>PD, BOR</sub> | BOR propagation delay | RUN/SLEEP/STOP mode |     |     | 5   | us   |
|                      |                       | STANDBY mode        |     |     | 100 | us   |

- (1) |dVDD/dt| ≤ 3V/s
- (2) Device operating in RUN, SLEEP, or STOP mode.

### 7.7 Flash Memory Characteristics

over operating free-air temperature range (unless otherwise noted)

|                                | PARAMETER   | TEST CONDITIONS                                    | MIN  | TYP | MAX | UNIT               |
|--------------------------------|---|--|------|-----|-----|--------------------|
| Supply                         |   |  |      |     |     |                    |
| VDD <sub>PGM/ERASE</sub>       | Program and erase supply voltage                                    |  | 1.62 |     | 3.6 | V                  |
| IDD <sub>ERASE</sub>           | Supply current from VDD during erase operation                      | Supply current delta                               |      |     | 10  | mA                 |
| IDD <sub>PGM</sub>             | Supply current from VDD during program operation                    | Supply current delta                               |      |     | 10  | mA                 |
| Endurance                      |   |  |      |     |     |                    |
| NWEC(HI_ENDU<br>RANCE)         | Erase/program cycle endurance for chosen 32 sectors of flash (1)    |  | 100  |     |     | k cycles           |
| NWEC<br>(NORMAL_ENDU<br>RANCE) | Erase/program cycle endurance (Flash not used for HI_ENDURANCE) (1) |  | 10   |     |     | k cycles           |
| NE <sub>(MAX)</sub>            | Total erase operations before failure (2)                           |  | 802  |     |     | k erase operations |
| NW <sub>(MAX)</sub>            | Write operations per word line before sector erase (3)              |  |      |     | 83  | write operations   |
| Retention                      |   |  |      |     |     |                    |
| t <sub>RET_85</sub>            | Flash memory data retention   | -40°C <= Tj <= 85°C                                | 60   |     |     | years              |
| t <sub>RET_105</sub>           | Flash memory data retention   | -40°C <= Tj <= 105°C                               | 11.4 |     |     | years              |
| Program and Eras               | se Timing   |  |      |     |     |                    |
| t <sub>PROG (WORD, 64)</sub>   | Program time for flash word (4) (6)                                 |  |      | 50  | 275 | μs                 |
| t <sub>PROG</sub> (SEC, 64)    | Program time for 1kB sector (5) (6)                                 |  |      | 6.4 |     | ms                 |
| terase (SEC)                   | Sector erase time   | ≤2k erase/program cycles,<br>T <sub>j</sub> ≥25°C  |      | 4   | 20  | ms                 |
| terase (SEC)                   | Sector erase time   | ≤10k erase/program cycles,<br>T <sub>j</sub> ≥25°C |      | 20  | 150 | ms                 |
| t <sub>ERASE</sub> (SEC)       | Sector erase time   | <10k erase/program cycles                          |      | 20  | 200 | ms                 |
| t <sub>ERASE</sub> (BANK)      | Bank erase time   | <10k erase/program cycles                          |      | 22  | 220 | ms                 |

- (1) Up to 32 application-chosen sectors from the main flash bank(s) or data bank can be used as high endurance sectors. This enables applications that frequently update flash data such as EEPROM emulation.
- (2) Total number of cumulative erase operations supported by the flash before failure. A sector erase or bank erase operation is considered to be one erase operation.
- (3) Maximum number of write operations allowed per word line before the word line must be erased. If additional writes to the same word line are required, a sector erase is required once the maximum number of write operations per word line is reached.
- (4) Program time is defined as the time from when the program command is triggered until the command completion interrupt flag is set in the flash controller.
- (5) Sector program time is defined as the time from when the first word program command is triggered until the final word program command completes and the interrupt flag is set in the flash controller. This time includes the time needed for software to load each flash word (after the first flash word) into the flash controller during programming of the sector.
- (6) Flash word size is 64 data bits (8 bytes). On devices with ECC, the total flash word size is 72 bits (64 data bits plus 8 ECC bits).



# 7.8 Timing Characteristics

VDD=3.3V, T<sub>a</sub>=25°C (unless otherwise noted)

|                                 | PARAMETER   | TEST CONDITIONS    | MIN TYP | MAX | UNIT |
|---------------------------------|---|--------------------|---------|-----|------|
| Wakeup                          | Timing  |                    |         |     |      |
| t <sub>WAKE</sub> ,<br>SLEEP0   | Wakeup time from SLEEP0 to RUN (1)                                    |                    | 1.2     |     | us   |
| t <sub>WAKE,</sub><br>SLEEP1    | Wakeup time from SLEEP1 to RUN (1)                                    |                    | 1.5     |     | us   |
| t <sub>WAKE,</sub><br>SLEEP2    | Wakeup time from SLEEP2 to RUN (1)                                    |                    | 2.1     |     | us   |
| t <sub>WAKE</sub> ,<br>STANDBY0 | Wakeup time from STANDBY0 to RUN                                      |                    | 9.9     |     | us   |
| t <sub>WAKE,</sub><br>STANDBY1  | Wakeup time from STANDBY1 to RUN (1)                                  |                    | 9.9     |     | us   |
| t <sub>WAKE,</sub><br>STOP0     | Wakeup time from STOP0 to RUN (SYSOSC enabled) (1)                    |                    | 7       |     | us   |
| t <sub>WAKE,</sub>              | Wakeup time from STOP1 to RUN (SYSOSC enabled) (1)                    |                    | 8.8     |     | us   |
| STOP1                           | Wakeup time from STOP2 to RUN (SYSOSC disabled) (1)                   |                    | 7.8     |     | us   |
| t <sub>WAKEUP</sub>             | Wakeup time from SHUTDOWN to  | Fast boot enabled  | 270     |     | 110  |
| SHDN                            | RUN <sup>(2)</sup>  | Fast boot disabled | 290     |     | us   |
| Asynchr                         | onous Fast Clock Request Timing                                       |                    |         |     |      |
| t <sub>DELAY,</sub><br>SLEEP1   | Delay time from edge of asynchronous request to first 32MHz MCLK edge | Mode is SLEEP1     | 0.35    |     | us   |
| t <sub>DELAY,</sub><br>SLEEP2   | Delay time from edge of asynchronous request to first 32MHz MCLK edge | Mode is SLEEP2     | 0.92    |     | us   |
| t <sub>DELAY,</sub><br>STANDBY0 | Delay time from edge of asynchronous request to first 32MHz MCLK edge | Mode is STANDBY0   | 3.1     |     | us   |
| t <sub>DELAY,</sub><br>STANDBY1 | Delay time from edge of asynchronous request to first 32MHz MCLK edge | Mode is STANDBY1   | 3.1     |     | us   |
| t <sub>DELAY,</sub><br>STOP0    | Delay time from edge of asynchronous request to first 32MHz MCLK edge | Mode is STOP0      | 0.1     |     | us   |
| t <sub>DELAY,</sub><br>STOP1    | Delay time from edge of asynchronous request to first 32MHz MCLK edge | Mode is STOP1      | 2.2     |     | us   |
| t <sub>DELAY,</sub><br>STOP2    | Delay time from edge of asynchronous request to first 32MHz MCLK edge | Mode is STOP2      | 0.9     |     | us   |
| Startup 1                       | iming   |                    |         |     |      |
| t <sub>START,</sub>             | Device cold startup time from reset/                                  | Fast boot enabled  | 300     |     | us   |
| RESET                           | power-up (3)  | Fast boot disabled | 310     |     | us   |
| NRST Tir                        | ming  |                    |         |     |      |
| t <sub>RST,</sub>               | Pulse length on NRST pin to generate                                  | ULPCLK≥4MHz        | 1.5     |     | us   |
| BOOTRST                         | BOOTRST   | ULPCLK=32kHz       | 80      |     | us   |
| t <sub>RST, POR</sub>           | Pulse length on NRST pin to generate POR                              |                    | 1       |     | s    |

<sup>(1)</sup> The wake-up time is measured from the edge of an external wake-up signal (GPIO wake-up event) to the time that the first instruction of the user program is executed, with glitch filter disabled (FILTEREN=0x0) and fast wake enabled (FASTWAKEONLY=1).

Submit Document Feedback

<sup>(2)</sup> The wake-up time is measured from the edge of an external wake-up signal (IOMUX wake-up event) to the time that first instruction of the user program is executed.

<sup>(3)</sup> The start-up time is measured from the time that VDD crosses VBOR0- (cold start-up) to the time that the first instruction of the user program is executed.



# 7.9 Clock Specifications

### 7.9.1 System Oscillator (SYSOSC)


over operating free-air temperature range (unless otherwise noted)

|                                | PARAMETER  | TEST CONDITIONS  | MIN   | TYP | MAX  | UNIT    |
|--------------------------------|--|--|-------|-----|------|---------|
| £                              | Factory, trimmed SVSOSC fraguency  | SYSOSCCFG.FREQ=00 (BASE)   |       | 32  |      | MIL     |
| f <sub>SYSOSC</sub>            | Factory trimmed SYSOSC frequency   | SYSOSCCFG.FREQ=01  |       | 4   |      | MHz     |
| _                              | Liam trianged CVCCCC fragues as  | SYSOSCCFG.FREQ=10,<br>SYSOSCTRIMUSER.FREQ=10   |       | 24  |      | N 41 1- |
| fsysosc                        | User trimmed SYSOSC frequency  | SYSOSCCFG.FREQ=10,<br>SYSOSCTRIMUSER.FREQ=01   |       | 16  |      | MHz     |
|                                | SYSOSC frequency accuracy when   | SETUSEFCL=1, T <sub>a</sub> = 25 °C  | -0.41 |     | 0.58 |         |
| £                              | frequency correction loop (FCL) is   | SETUSEFCL=1, -40 °C ≤ T <sub>a</sub> ≤ 85 °C   | -0.8  |     | 0.93 | %       |
| f <sub>SYSOSC</sub>            | enabled and an ideal ROSC resistor is assumed (1) (2)  | SETUSEFCL=1, -40 °C ≤ T <sub>a</sub> ≤ 105 °C  | -0.8  |     | 1.1  | 70      |
|                                | assumed (1) (2)  | SETUSEFCL=1, -40 °C ≤ T <sub>a</sub> ≤ 125 °C  | -0.8  |     | 1.3  |         |
|                                |  | SETUSEFCL=1, $\pm 0.1\%$ 25ppm R <sub>OSC</sub> , $T_a = 25$ °C                              | -0.5  |     | 0.7  |         |
| f                              | SYSOSC accuracy when frequency correction loop (FCL) is enabled with   | SETUSEFCL=1, $\pm 0.1\%$ 25ppm R <sub>OSC</sub> , -40 °C $\leq$ T <sub>a</sub> $\leq$ 85 °C  | -1.1  |     | 1.2  | %       |
| f <sub>SYSOSC</sub>            | ROSC resistor put at ROSC pin, for factory trimmed frequencies (1)   | SETUSEFCL=1, $\pm 0.1\%$ 25ppm R <sub>OSC</sub> , -40 °C $\leq$ T <sub>a</sub> $\leq$ 105 °C | -1.1  |     | 1.4  | 70      |
|                                |  | SETUSEFCL=1, $\pm 0.1\%$ 25ppm R <sub>OSC,</sub> -40 °C $\leq$ T <sub>a</sub> $\leq$ 125 °C  | -1.5  |     | 1.4  |         |
| f <sub>SYSOSC</sub>            | SYSOSC frequency accuracy when frequency correction loop (FCL) is enabled when the internal ROSC resistor is used <sup>(4)</sup> | SETUSEFCL=1 -40 °C ≤ Ta ≤ 125 °C   | -2    |     | 1.4  | %       |
| f <sub>SYSOSC</sub>            | SYSOSC raw accuracy with FCL disabled, 32MHz   | SETUSEFCL=0,SYSOSCCFG.FREQ=00 -40 °C $\leq$ T <sub>a</sub> $\leq$ 125 °C                     | -2.6  |     | 1.8  | %       |
| f <sub>SYSOSC</sub>            | SYSOSC raw accuracy with FCL disabled, 4MHz  | SETUSEFCL=0,SYSOSCCFG.FREQ=01 -40 °C $\leq$ T <sub>a</sub> $\leq$ 125 °C                     | -2.7  |     | 2.3  | %       |
| R <sub>OSC</sub>               | External resistor between ROSC pin and VSS (1)   | SETUSEFCL=1  |       | 100 |      | kΩ      |
| t <sub>settle,</sub><br>sysosc | Settling time to target accuracy (3)   | SETUSEFCL=1, ±0.1% 25ppm R <sub>OSC</sub> <sup>(1)</sup>                                     |       |     | 30   | us      |
| f <sub>settle,</sub><br>sysosc | f <sub>SYSOSC</sub> accuracy during t <sub>settle</sub> <sup>(3)</sup>   | SETUSEFCL=1 <sup>(1)</sup> , ±0.1% 25ppm R <sub>OSC</sub>                                    | -11   |     |      | %       |

- (1) The SYSOSC frequency correction loop (FCL) enables high SYSOSC accuracy via an external reference resistor (ROSC) which must be connected between the device ROSC pin and VSS when using the FCL. Accuracies are shown for a ±0.1% ±25ppm ROSC; relaxed tolerance resistors may also be used (with reduced SYSOSC accuracy). See the SYSOSC section of the technical reference manual for details on computing SYSOSC accuracy for various ROSC accuracies. ROSC does not need to be populated if the FCL is not enabled.
- (2) Represents the device accuracy only. The tolerance and temperature drift of the ROSC resistor used must be combined with this spec to determine final accuracy. Performance for a ±0.1% ±25ppm ROSC is given as a reference point.
- (3) When SYSOSC is waking up (for example, when exiting a low power mode) and FCL is enabled, the SYSOSC will initially undershoot the target frequency fSYSOSC by an additional error of up to fsettle, SYSOSC for the time tsettle, SYSOSC, after which the target accuracy is achieved.
- (4) The SYSOSC frequency correction loop (FCL) enables high SYSOSC accuracy via an internal reference resistor when using the FCL. See the SYSOSC section of the technical reference manual for details on computing SYSOSC accuracy.



#### 7.9.1.1 SYSOSC Typical Frequency Accuracy






Figure 7-2. SYSOSC Accuracy with FCL On (32MHz) Figure 7-3. SYSOSC Accuracy with FCL Off (32MHz)

FCL-on accuracy is based on a 0.1% tolerance 25 ppm/°C ROSC resistor.

### 7.9.2 Low Frequency Oscillator (LFOSC)

over operating free-air temperature range (unless otherwise noted)

|                     | PARAMETER                 | TEST CONDITIONS                  | MIN | TYP   | MAX | UNIT |
|---------------------|---------------------------|----------------------------------|-----|-------|-----|------|
|                     | LFOSC frequency           |                                  |     | 32768 |     | Hz   |
| f <sub>LFOSC</sub>  | 15000                     | -40 °C ≤ T <sub>a</sub> ≤ 125 °C | -5  |       | 5   | %    |
|                     | LFOSC accuracy            | -40 °C ≤ T <sub>a</sub> ≤ 85 °C  | -3  |       | 3   | %    |
| I <sub>LFOSC</sub>  | LFOSC current consumption |                                  |     | 300   |     | nA   |
| t <sub>start,</sub> | LFOSC start-up time       |                                  |     | 1     |     | ms   |

# 7.9.3 Low Frequency Crystal/Clock

over operating free-air temperature range (unless otherwise noted)

| PARAMETER  | TEST CONDITIONS  | MIN  | TYP  | MAX   | UNIT  |
|--|--|--|--|---|---|
| uency crystal oscillator (LFXT)                        |  | <u> </u>   |  | •   |   |
| Power supply range for low-frequency crystal operation |  | 1.62   |  | 3.6   | V   |
| LFXT frequency   |  |  | 32768  |   | Hz  |
| LFXT duty cycle  |  | 30   |  | 70  | %   |
| LFXT crystal oscillation allowance                     |  |  | 419  |   | kΩ  |
| Integrated effective load capacitance <sup>(1)</sup>   |  |  | 1  |   | pF  |
| LFXT start-up time                                     |  |  | 483  | 640   | ms  |
| LFXT current consumption                               | XT1DRIVE=0, LOWCAP=1   |  | 200  |   | nA  |
| uency digital clock input (LFCLK_IN)                   |  |  |  |   |   |
| LFCLK_IN frequency (2)                                 | SETUSEEXLF=1   | 29491  | 32768  | 36045   | Hz  |
| LFCLK_IN duty cycle (2)                                | SETUSEEXLF=1   | 40   |  | 60  | %   |
| onitor   |  | <u> </u>   |  | <u> </u>  |   |
| LFCLK monitor fault frequency (3)                      | MONITOR=1  | 2800   | 4200   | 8400  | Hz  |
|  | Power supply range for low-frequency crystal operation  LFXT frequency  LFXT duty cycle  LFXT crystal oscillation allowance  Integrated effective load capacitance <sup>(1)</sup> LFXT start-up time  LFXT current consumption  uency digital clock input (LFCLK_IN)  LFCLK_IN frequency <sup>(2)</sup> LFCLK_IN duty cycle <sup>(2)</sup> lonitor | Power supply range for low-frequency crystal operation  LFXT frequency  LFXT duty cycle  LFXT crystal oscillation allowance  Integrated effective load capacitance <sup>(1)</sup> LFXT start-up time  LFXT current consumption  XT1DRIVE=0, LOWCAP=1  uency digital clock input (LFCLK_IN)  LFCLK_IN frequency (2)  LFCLK_IN duty cycle (2)  SETUSEEXLF=1  lonitor | Power supply range for low-frequency crystal operation  LFXT frequency  LFXT duty cycle  STT crystal oscillation allowance  Integrated effective load capacitance(1)  LFXT start-up time  LFXT current consumption  LFXT current consumption  XT1DRIVE=0, LOWCAP=1  LFCLK_IN frequency (2)  LFCLK_IN duty cycle (2)  SETUSEEXLF=1  29491  LFCLK_IN duty cycle (2)  SETUSEEXLF=1  40  Integrated effective load capacitance(1)  LFCLK_IN duty cycle (2)  SETUSEEXLF=1  40  Integrated effective load capacitance(1)  SETUSEEXLF=1  40 | Power supply range for low-frequency crystal operation  LFXT frequency  LFXT duty cycle  SETUSEEXLF=1  1.62 | Power supply range for low-frequency crystal operation   1.62   3.6 |

- (1) This includes parasitic bond and package capacitance (≈2pF per pin), calculated as C<sub>LFXIN</sub>×C<sub>LFXOUT</sub>/(C<sub>LFXIN</sub>+C<sub>LFXOUT</sub>), where C<sub>LFXIN</sub> and C<sub>LFXOUT</sub> are the total capacitance at LFXIN and LFXOUT, respectively.
- (2) The digital clock input (LFCLK\_IN) accepts a logic level square wave clock.
- (3) The LFCLK monitor may be used to monitor the LFXT or LFCLK\_IN. It will always fault below the MIN fault frequency, and will never fault above the MAX fault frequency.

Submit Document Feedback



# 7.10 Digital IO

# 7.10.1 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                  | PARAMETER                             |                                | TEST CONDITIONS  | MIN      | TYP | MAX               | UNIT |
|------------------|---------------------------------------|--------------------------------|--|----------|-----|-------------------|------|
|                  |                                       | ODIO (1)                       | VDD≥1.62V  | 0.7*VDD  |     | 5.5               | V    |
| $V_{IH}$         | High level input voltage              | ODIO (1)                       | VDD≥2.7V   | 2        |     | 5.5               | V    |
| · III            | g to topat toage                      | All I/O except<br>ODIO & Reset | VDD≥1.62V  | 0.7*VDD  |     | VDD+0.3           | V    |
|                  |                                       | ODIO                           | VDD≥1.62V  | -0.3     |     | 0.3*VDD           | V    |
| $V_{IL}$         | Low level input voltage               | ODIO                           | VDD≥2.7V   | -0.3     |     | 0.8               | V    |
| - 112            |                                       | All I/O except<br>ODIO & Reset | VDD≥1.62V  | -0.3     |     | 0.3*VDD           | V    |
|                  |                                       | ODIO                           |  | 0.05*VDD |     |                   | V    |
| $V_{HYS}$        | Hysteresis                            | All I/O except<br>ODIO         |  | 0.1*VDD  |     |                   | V    |
| I <sub>lkg</sub> | High-Z leakage current (All packages) | SDIO <sup>(2)</sup> (3)        | 1.62V ≤ VDD ≤ 3.6V, -40 °C ≤ $T_a$ ≤ 125 °C  |          |     | 50 <sup>(4)</sup> | nA   |
| R <sub>PU</sub>  | Pull up resistance                    | All I/O except<br>ODIO         | VIN = VSS  |          | 40  |                   | kΩ   |
| $R_{PD}$         | Pull down resistance                  |                                | VIN = VDD  |          | 40  |                   | kΩ   |
| $C_{I}$          | Input capacitance                     |                                | VDD = 3.3V   |          | 5   |                   | pF   |
|                  |                                       | SDIO                           | VDD≥2.7V,  I <sub>IO</sub>   <sub>,max</sub> =6mA<br>VDD≥1.71V,  I <sub>IO</sub>   <sub>,max</sub> =2mA<br>VDD≥1.62V,  I <sub>IO</sub>   <sub>,max</sub> =1.5mA<br>-40 °C ≤T <sub>J</sub> ≤25 °C                     | VDD-0.4  |     |                   |      |
|                  |                                       | OBIC                           | VDD≥2.7V,  I <sub>IO</sub>   <sub>,max</sub> =6mA<br>VDD≥1.71V,  I <sub>IO</sub>   <sub>,max</sub> =2mA<br>VDD≥1.62V,  I <sub>IO</sub>   <sub>,max</sub> =1.5mA<br>-40 °C ≤T <sub>J</sub> ≤130 °C                    | VDD-0.45 |     |                   |      |
|                  |                                       |                                | VDD≥2.7V, DRV=1, $ I_{IO} _{,max}$ =6mA<br>VDD≥1.71V, DRV=1, $ I_{IO} _{,max}$ =3mA<br>VDD≥1.62V, DRV=1, $ I_{IO} _{,max}$ =2mA<br>-40 °C ≤ $T_{J}$ ≤25 °C   | VDD-0.4  |     |                   |      |
| $V_{OH}$         | High level output voltage             | HSIO                           | VDD≥2.7V, DRV=1,  I <sub>IO</sub>   <sub>,max</sub> =6mA<br>VDD≥1.71V, DRV=1,  I <sub>IO</sub>   <sub>,max</sub> =3mA<br>VDD≥1.62V, DRV=1,  I <sub>IO</sub>   <sub>,max</sub> =2mA<br>-40 °C ≤T <sub>j</sub> ≤130 °C | VDD-0.45 |     |                   | V    |
|                  |                                       | noio                           | VDD≥2.7V, DRV=0, $ I_{IO} _{,max}$ =4mA<br>VDD≥1.71V, DRV=0, $ I_{IO} _{,max}$ =2mA<br>VDD≥1.62V, DRV=0, $ I_{IO} _{,max}$ =1.5mA<br>-40 °C ≤ $T_{J}$ ≤25 °C   | VDD-0.4  |     |                   |      |
|                  |                                       |                                | VDD≥2.7V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =4mA<br>VDD≥1.71V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =2mA<br>VDD≥1.62V,  I <sub>IO</sub>   <sub>,max</sub> =1.5mA<br>-40 °C ≤T <sub>j</sub> ≤130 °C      | VDD-0.45 |     |                   |      |
|                  |                                       | HDIO                           | VDD≥2.7V, DRV=1,  I <sub>IO</sub>   <sub>,max</sub> =20mA<br>VDD≥1.71V, DRV=1,  I <sub>IO</sub>   <sub>,max</sub> =10mA  | VDD-0.4  |     |                   |      |
|                  |                                       |                                | VDD≥2.7V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =6mA<br>VDD≥1.71V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =2mA  | VDD-0.4  |     |                   |      |



over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                 | PARAMETER                |      | TEST CONDITIONS  | MIN | TYP | MAX  | UNIT |
|-----------------|--------------------------|------|--|-----|-----|------|------|
|                 |                          | SDIO | VDD≥2.7V,  I <sub>IO</sub>   <sub>,max</sub> =6mA<br>VDD≥1.71V,  I <sub>IO</sub>   <sub>,max</sub> =2mA<br>VDD≥1.62V,  I <sub>IO</sub>   <sub>,max</sub> =1.5mA<br>-40 °C ≤T <sub>J</sub> ≤25 °C                       |     |     | 0.4  | V    |
|                 |                          | SDIO | VDD≥2.7V,  I <sub>IO</sub>   <sub>,max</sub> =6mA<br>VDD≥1.71V,  I <sub>IO</sub>   <sub>,max</sub> =2mA<br>VDD≥1.62V,  I <sub>IO</sub>   <sub>,max</sub> =1.5mA<br>-40 °C ≤T <sub>J</sub> ≤130 °C                      |     |     | 0.45 | V    |
|                 |                          |      | VDD≥2.7V, DRV=1,  I <sub>IO</sub>   <sub>,max</sub> =6mA<br>VDD≥1.71V, DRV=1,  I <sub>IO</sub>   <sub>,max</sub> =3mA<br>VDD≥1.62V, DRV=1,  I <sub>IO</sub>   <sub>,max</sub> =2mA<br>-40 °C ≤T <sub>J</sub> ≤25 °C    |     |     | 0.4  |      |
|                 |                          | HSIO | VDD≥2.7V, DRV=1,  I <sub>IO</sub>   <sub>,max</sub> =6mA<br>VDD≥1.71V, DRV=1,  I <sub>IO</sub>   <sub>,max</sub> =3mA<br>VDD≥1.62V, DRV=1,  I <sub>IO</sub>   <sub>,max</sub> =2mA<br>-40 °C ≤T <sub>J</sub> ≤130 °C   |     |     | 0.45 |      |
| V <sub>OL</sub> | Low level output voltage | поіо | VDD≥2.7V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =4mA<br>VDD≥1.71V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =2mA<br>VDD≥1.62V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =1.5mA<br>-40 °C ≤T <sub>j</sub> ≤25 °C  |     |     | 0.4  |      |
|                 |                          |      | VDD≥2.7V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =4mA<br>VDD≥1.71V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =2mA<br>VDD≥1.62V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =1.5mA<br>-40 °C ≤T <sub>j</sub> ≤130 °C |     |     | 0.45 |      |
|                 |                          | HDIO | VDD≥2.7V, DRV=1,  I <sub>IO</sub>   <sub>,max</sub> =20mA<br>VDD≥1.71V, DRV=1,  I <sub>IO</sub>   <sub>,max</sub> =10mA  |     |     | 0.4  |      |
|                 |                          | ПО   | VDD≥2.7V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =6mA<br>VDD≥1.71V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =2mA  |     |     | 0.4  |      |
|                 |                          | ODIO | VDD≥2.7V, I <sub>OL,max</sub> =8mA<br>VDD≥1.71V, I <sub>OL,max</sub> =4mA<br>-40 °C ≤T <sub>j</sub> ≤25 °C   |     |     | 0.4  | V    |
|                 |                          | ОВЮ  | VDD≥2.7V, I <sub>OL,max</sub> =8mA<br>VDD≥1.71V, I <sub>OL,max</sub> =4mA<br>-40 °C ≤T <sub>j</sub> ≤130 °C  |     |     | 0.45 | V    |

- (1) I/O Types: ODIO = 5V Tolerant Open-Drain , SDIO = Standard-Drive , HSIO = High-Speed
- (2) The leakage current is measured with VSS or VDD applied to the corresponding pin(s), unless otherwise noted.
- (3) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.
- (4) This value is for SDIO not muxed with any analog inputs. If the SDIO is muxed with analog inputs then the leakage can be higher.

# 7.10.2 Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                                | PARAMETER             |   | TEST CONDITIONS                    | MIN | TYP MA              | UNIT  |
|--------------------------------|-----------------------|---|------------------------------------|-----|---------------------|-------|
|                                | Port output frequency | SDIO  | VDD ≥ 1.71V, C <sub>L</sub> = 20pF |     | 1                   | 3     |
|                                |                       |   | VDD ≥ 2.7V, CL= 20pF               |     | 3                   | 2     |
|                                |                       | HSIO  | VDD ≥ 1.71V, DRV = 0, CL= 20pF     |     | 1                   | 3     |
|                                |                       |   | VDD ≥ 1.71V, DRV = 1, CL= 20pF     |     | 2                   | 4     |
| f <sub>max</sub>               |                       |   | VDD ≥ 2.7V, DRV = 0, CL= 20pF      |     | 3                   | 2 MHz |
|                                |                       |   | VDD ≥ 2.7V, DRV = 1, CL= 20pF      |     | 3                   | 2     |
|                                |                       | HDIO $VDD \ge 1.71V, DRV = 0, CL = 20pF$ $VDD \ge 2.7V, DRV = 0, CL = 20pF$ ODIO $VDD \ge 1.71V, FM^+, CL = 20pF - 100pF$ | VDD ≥ 1.71V, DRV = 0, CL= 20pF     |     | 1                   | 3     |
|                                |                       |   | 2                                  | 0   |                     |       |
|                                |                       |   | VDD ≥ 1.71V, FM+, CL= 20pF - 100pF |     |                     | 1     |
| t <sub>r</sub> ,t <sub>f</sub> | Output rise/fall time | All output ports except ODIO  | VDD ≥ 1.71V                        |     | 0.3*f <sub>ma</sub> | x s   |

Submit Document Feedback



over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER      |                  |      | TEST CONDITIONS                               | MIN        | TYP | MAX | UNIT |
|----------------|------------------|------|---|------------|-----|-----|------|
| t <sub>f</sub> | Output fall time | ODIO | VDD ≥ 1.71V, FM <sup>+</sup> , CL= 20pF-100pF | 20*VDD/5.5 |     | 120 | ns   |

# 7.11 Analog Mux VBOOST

over operating free-air temperature range (unless otherwise noted)

|                         | PARAMETER            | TEST CONDITIONS  | MIN | TYP  | MAX | UNIT |
|-------------------------|----------------------|--|-----|------|-----|------|
| I <sub>VBST</sub>       | VBOOST current adder | MCLK/ULPCLK is LFCLK                                     |     | 0.8  |     |      |
|                         |                      | MCLK/ULPCLK is<br>not LFCLK, SYSOSC<br>frequency is 4MHz |     | 10.6 |     | uA   |
| t <sub>START,VBST</sub> | VBOOST startup time  |  |     | 12   | 20  | us   |

# 7.12 ADC

# 7.12.1 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), all TYP values are measured at 25°C and all accuracy parameters are measured using 12-bit resolution mode (unless otherwise noted)

| PARAMETER              |  | TEST CONDITIONS  | MIN  | TYP  | MAX  | UNIT |  |
|------------------------|--|--|------|------|------|------|--|
| Vin <sub>(ADC)</sub>   | Analog input voltage range <sup>(1)</sup>          | Applies to all ADC analog input pins   | 0    |      | VDD  | V    |  |
|                        |  | V <sub>R+</sub> sourced from VDD   |      | VDD  |      | V    |  |
| $V_{R+}$               | Positive ADC reference voltage                     | V <sub>R+</sub> sourced from external reference pin (VREF+)                                      | 1.4  |      | VDD  | V    |  |
|                        |  | V <sub>R+</sub> sourced from internal reference (VREF)   |      | VREF |      | V    |  |
| V <sub>R-</sub>        | Negative ADC reference voltage                     |  |      | 0    |      | V    |  |
| F <sub>S</sub>         | ADC sampling frequency                             | RES = 0x0 (12-bit mode), External Reference  |      |      | 1.68 | Msps |  |
| F <sub>S</sub>         | ADC sampling frequency                             | External reference <sup>(3)</sup> , HW Averaging Enabled, 16 Samples and 2bit shift              |      | 105  |      | Ksps |  |
| F <sub>S</sub>         | ADC sampling frequency                             | RES = 0x0 (12-bit mode), Internal Reference  |      |      | 200  | ksps |  |
| . (2)                  | Operating supply current                           | F <sub>S</sub> = 1.68MSPS, Internal reference OFF, V <sub>R+</sub> = VDD                         |      | 570  |      |      |  |
| I <sub>(ADC)</sub> (2) | into VDD terminal                                  | F <sub>S</sub> = 200ksps, Internal reference ON, V <sub>R+</sub> = VREF = 2.5V                   |      | 320  |      | μA   |  |
| Rin                    | ADC input resistance                               |  |      | 0.5  |      | kΩ   |  |
| C <sub>S/H</sub>       | ADC sample-and-hold capacitance                    |  |      | 4.3  |      | pF   |  |
|                        | Effective number of bits                           | Fin = 10kHz, External reference (3)  | 11.0 | 11.1 |      |      |  |
| ENOB                   |  | Fin = 5kHz, External reference <sup>(3)</sup> , HW Averaging Enabled, 16 Samples and 2bit shift  |      | 12.3 |      | bit  |  |
|                        |  | Fin = 10kHz, Internal reference, V <sub>R+</sub> = VREF = 2.5V                                   | 10   | 10.2 |      |      |  |
|                        | Signal-to-noise ratio                              | Fin = 10kHz, External reference (3)  | 68   | 71   |      |      |  |
| SNR                    |  | Fin = 5kHz, External reference <sup>(3)</sup> , HW Averaging Enabled, 16 Samples and 2bit shift  |      | 76   |      | dB   |  |
|                        |  | Fin = 10kHz, Internal reference, V <sub>R+</sub> = VREF = 2.5V                                   | 63   | 65   |      |      |  |
|                        |  | External reference (3), VDD = VDD <sub>(min)</sub> to VDD <sub>(max)</sub>                       | 63   | 68   |      |      |  |
| PSRR <sub>DC</sub>     | Power supply rejection ratio, DC                   | VDD = VDD <sub>(min)</sub> to VDD <sub>(max)</sub><br>Internal reference, $V_{R+}$ = VREF = 2.5V | 50   | 60   |      | dB   |  |
|                        |  | External reference <sup>(3)</sup> , ΔVDD = 0.1 V at 1 kHz  |      | 61   |      |      |  |
| PSRR <sub>AC</sub>     | Power supply rejection ratio, AC                   | $\Delta$ VDD = 0.1 V at 1 kHz<br>Internal reference, V <sub>R+</sub> = VREF = 2.5V               |      | 55   |      | dB   |  |
| T <sub>wakeup</sub>    | ADC Wakeup Time                                    | Assumes internal reference is active   |      |      | 5    | us   |  |
| V <sub>SupplyMon</sub> | Supply Monitor voltage divider (VDD/3) accuracy    | ADC input channel: Supply Monitor (4)  | -1.5 |      | +1.5 | %    |  |
| I <sub>SupplyMon</sub> | Supply Monitor voltage divider current consumption | ADC input channel: Supply Monitor  |      | 10   |      | uA   |  |

<sup>(1)</sup> The analog input voltage range must be within the selected ADC reference voltage range  $V_{R+}$  to  $V_{R-}$  for valid conversion results.

<sup>(2)</sup> The internal reference (VREF) supply current is not included in current consumption parameter I<sub>(ADC)</sub>.



- All external reference specifications are measured with  $V_{R+} = VREF+ = VDD = 3.3V$  and  $V_{R-} = VREF- = VSS = 0V$  and external 1uF cap on VREF+ pin
- (4) Analog power supply monitor. Analog input on channel 31 for VDD monitor is disconnected and is internally connected to the voltage divider which is VDD/3. Both the supply monitors are measured with external reference

#### 7.12.2 Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                           |   | TEST CONDITIONS                                   | MIN | TYP | MAX | UNIT          |
|-------------------------------------|---|---|-----|-----|-----|---------------|
| f <sub>ADCCLK</sub>                 | ADC clock frequency                     |   | 4   |     | 32  | MHz           |
| t <sub>ADC trigger</sub>            | Software trigger minimum width          |   | 3   |     |     | ADCCLK cycles |
| t <sub>Sample</sub>                 | Sampling time                           | 12-bit mode, $R_S = 50\Omega$ , $C_{pext} = 10pF$ | 156 |     |     | ns            |
| t <sub>Sample_VREF</sub>            | Sample time with VREF                   | ADC CHANNEL=28,12-bit mode,VDD as reference       | 4   |     |     | μs            |
| t <sub>Sample_SupplyMon(</sub> VDD) | Sample time with Supply Monitor (VDD/3) |   | 5   |     |     | μs            |

Analog power supply monitor. Analog input on channel 31 for VDD monitor is disconnected and is internally connected to the voltage divider which is VDD/3.

### 7.12.3 Linearity Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), all TYP values are measured at 25°C and all linearity parameters are measured using 12-bit resolution mode (unless otherwise noted) (1)

|                | PARAMETER   | TEST CONDIT                                   | MIN                    | TYP MAX | UNIT |     |
|----------------|---|---|------------------------|---------|------|-----|
| Ej             | Integral linearity error (INL)                                    | External reference (2)                        | External reference (2) | -2.0    | +2.0 | LSB |
| Ek             | Differential linearity error (DNL)<br>Guaranteed no missing codes | External reference (2) External reference (2) |                        | -1.0    | +1.0 | LSB |
| Eo             | Offset error  | External reference (2)                        | -3.5                   | 3.5     | mV   |     |
| E <sub>G</sub> | Gain error  | External reference <sup>(2)</sup>             |                        | -4      | 4    | LSB |

- Total Unadjusted Error (TUE) can be calculated from E<sub>I</sub> , E<sub>O</sub> , and E<sub>G</sub> using the following formula: TUE =  $\sqrt{(E_I^2 + |E_O|^2 + E_G^2)}$ Note: You must convert all of the errors into the same unit, usually LSB, for the above equation to be accurate
- All external reference specifications are measured with  $V_{R+} = VREF + = VDD$  and  $V_{R-} = VSS = 0V$ , external 1uF cap on VREF+ Pin and HW Averaging feature will only be supported since PG2.0.

# 7.12.4 Typical Connection Diagram




Figure 7-4. ADC Input Network

- 1. Refer to Electrical Characteristics for the values of R<sub>in</sub> and C<sub>S/H</sub>
- Refer to Electrical Characteristics for the value of C<sub>I</sub>
- 3. Cpar and Rpar represent the parasitic capacitance and resistance of the external ADC input circuitry

Use the following equations to solve for the minimum sampling time (T) required for an ADC conversion:

- $\begin{aligned} &\text{Tau} = (\mathsf{R}_{\mathsf{par}} + \mathsf{R}_{\mathsf{in}}) \times \mathsf{C}_{\mathsf{S}/\mathsf{H}} + \mathsf{R}_{\mathsf{par}} \times (\mathsf{C}_{\mathsf{par}} + \mathsf{C}_{\mathsf{I}}) \\ &\mathsf{K} = \mathsf{In}(2^{\mathsf{n}}/\mathsf{Settling} \; \mathsf{error}) \mathsf{In}((\mathsf{C}_{\mathsf{par}} + \mathsf{C}_{\mathsf{I}})/\mathsf{C}_{\mathsf{S}/\mathsf{H}}) \end{aligned}$
- 3. T (Min sampling time) = K × Tau

Submit Document Feedback



## 7.13 Temperature Sensor

over operating free-air temperature range (unless otherwise noted)

|                      | PARAMETER                               | TEST CONDITIONS  |      | TYP | MAX  | UNIT  |
|----------------------|---|--|------|-----|------|-------|
| TS <sub>TRIM</sub>   | Factory trim temperature <sup>(1)</sup> | ADC and VREF configuration: RES=0 (12-bit mode), VRSEL= 2h (VREF = 1.4V), ADC t <sub>sample</sub> = 12.5uS | 27   | 30  | 33   | °C    |
| TS <sub>c</sub>      | Temperature coefficient                 | -40°C ≤ T <sub>j</sub> ≤ 130°C   | -2.1 | -2  | -1.9 | mV/°C |
| t <sub>SET, TS</sub> | Temperature sensor settling time (2)    | ADC and VREF configuration: RES=0 (12-bit mode), VRSEL=2h (VREF=1.4V), ADC CHANNEL=11                      |      |     | 12.5 | us    |

<sup>(1)</sup> Higher absolute accuracy may be achieved through user calibration. Please refer to temperature sensor chapter in detailed description section.

## **7.14 VREF**

#### 7.14.1 Voltage Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                    | PARAMETER  | TEST CONDITIONS | MIN   | TYP | MAX   | UNIT |
|--------------------|--|-----------------|-------|-----|-------|------|
| VDD <sub>min</sub> | Minimum supply voltage needed for VREF operation | BUFCONFIG = 1   | 1.62  |     |       | V    |
| VDD <sub>min</sub> | Minimum supply voltage needed for VREF operation | BUFCONFIG = 0   | 2.7   |     |       | V    |
| VREF               | Voltage reference output voltage                 | BUFCONFIG = 1   | 1.379 | 1.4 | 1.421 | V    |
| VREF               | Voltage reference output voltage                 | BUFCONFIG = 0   | 2.462 | 2.5 | 2.538 | V    |

## 7.14.2 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                      | PARAMETER                                    | 1  | EST CONDITIONS                                  | MIN | TYP | MAX | UNIT   |
|----------------------|--|--|---|-----|-----|-----|--------|
| I <sub>VREF</sub>    | VREF operating supply current                | BUFCONFIG = {0, 1}, No load                              | BUFCONFIG = {0, 1}, No load                     |     | 74  | 100 | μΑ     |
| TC <sub>VREF</sub>   | Temperature coefficient of VREF (1)          | BUFCONFIG = {0, 1}                                       | BUFCONFIG = {0, 1}                              |     |     | 200 | ppm/°C |
| TC <sub>drift</sub>  | Long term VREF drift                         | Time = 1000<br>hours,<br>BUFCONFIG =<br>{0, 1}, T = 25°C | Time = 1000 hours, BUFCONFIG = {0, 1}, T = 25°C |     |     | 300 | ppm    |
| PSRR <sub>DC</sub>   | VREF Power supply rejection ratio, DC        | VDD = 1.7 V to<br>VDDmax,<br>BUFCONFIG = 1               | VDD = 1.7 V to VDDmax,<br>BUFCONFIG = 1         | 59  | 64  |     | dB     |
| PSRR <sub>DC</sub>   | VREF Power supply rejection ratio, DC        | VDD = 2.7 V to<br>VDDmax,<br>BUFCONFIG = 0               | VDD = 2.7 V to VDDmax,<br>BUFCONFIG = 0         | 49  | 53  |     | dB     |
| V <sub>noise</sub>   | RMS noise at VREF output (0.1 Hz to 100 MHz) | BUFFCONFIG = 1   | BUFFCONFIG = 1                                  |     | 500 |     | μVrms  |
| V <sub>noise</sub>   | RMS noise at VREF output (0.1 Hz to 100 MHz) | BUFFCONFIG = 0   | BUFFCONFIG = 0                                  |     | 750 |     | μVrms  |
| ADC F <sub>S</sub>   | Max supported ADC sampling frequency         | Using VREF as ADC reference                              | Using VREF as ADC reference                     |     |     | 200 | ksps   |
| T <sub>startup</sub> | VREF startup time                            | BUFCONFIG = {0, 1}, VDD = 2.8 V                          | BUFCONFIG = {0, 1}, VDD = 2.8 V                 |     |     | 15  | us     |

<sup>(1)</sup> The temperature coefficient of the VREF output is the sum of TC<sub>VRBUF</sub> and the temperature coefficient of the internal bandgap reference.

<sup>(2)</sup> This is the minimum required ADC sampling time when measuring the temperature sensor.



## 7.15 I2C

## 7.15.1 I2C Characteristics

over operating free-air temperature range (unless otherwise noted)

|                     | DADAMETERS                                       | TEST CONDITIONS      | Standard | mode | Fast mo | de  | Fast mode plus |      | UNIT |
|---------------------|--|----------------------|----------|------|---------|-----|----------------|------|------|
|                     | PARAMETERS                                       | TEST CONDITIONS      | MIN      | MAX  | MIN     | MAX | MIN            | MAX  | UNII |
| f <sub>I2C</sub>    | I2C input clock frequency                        | I2C in Power Domain0 | 2        | 32   | 8       | 32  | 20             | 32   | MHz  |
| f <sub>SCL</sub>    | SCL clock frequency                              |                      | 0.025    | 0.1  |         | 0.4 |                | 1    | MHz  |
| t <sub>HD,STA</sub> | Hold time (repeated) START                       |                      | 4        |      | 0.6     |     | 0.26           |      | us   |
| $t_{LOW}$           | LOW period of the SCL clock                      |                      | 4.7      |      | 1.3     |     | 0.5            |      | us   |
| t <sub>HIGH</sub>   | High period of the SCL clock                     |                      | 4        |      | 0.6     |     | 0.26           |      | us   |
| t <sub>SU,STA</sub> | Setup time for a repeated START                  |                      | 4.7      |      | 0.6     |     | 0.26           |      | us   |
| t <sub>HD,DAT</sub> | Data hold time                                   |                      | 0        |      | 0       |     | 0              |      | ns   |
| t <sub>SU,DAT</sub> | Data setup time                                  |                      | 250      |      | 100     |     | 50             |      | ns   |
| t <sub>SU,STO</sub> | Setup time for STOP                              |                      | 4        |      | 0.6     |     | 0.26           |      | us   |
| t <sub>BUF</sub>    | bus free time between a STOP and START condition |                      | 4.7      |      | 1.3     |     | 0.5            |      | us   |
| t <sub>VD;DAT</sub> | data valid time                                  |                      |          | 3.45 |         | 0.9 |                | 0.45 | us   |
| t <sub>VD;ACK</sub> | data valid acknowledge time                      |                      |          | 3.45 |         | 0.9 |                | 0.45 | us   |

## 7.15.2 I2C Filter

over operating free-air temperature range (unless otherwise noted)

|  | atting in section temperature runings (anness | ,               |     |     |     |      |
|--|---|-----------------|-----|-----|-----|------|
|  | PARAMETERS                                    | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| f <sub>SP</sub> Pulse duration of spikes suppre input filter |   | AGFSELx = 0     |     | 6   |     | ns   |
|  |   | AGFSELx = 1     |     | 14  | 35  | ns   |
|  | input filter                                  | AGFSELx = 2     |     | 22  | 60  | ns   |
|  |   | AGFSELx = 3     |     | 35  | 90  | ns   |

# 7.15.3 I<sup>2</sup>C Timing Diagram




Figure 7-5. I2C Timing Diagram

## 7.16 SPI

#### 7.16.1 SPI

over operating free-air temperature range (unless otherwise noted)

| PARAMETERS       |                     | TEST CONDITIONS  | MIN | TYP | MAX | UNIT |
|------------------|---------------------|--|-----|-----|-----|------|
| SPI              |                     |  |     |     |     |      |
| f <sub>SPI</sub> | SPI clock frequency | Clock max speed >= 32MHz<br>1.62 < VDD < 3.6V<br>Peripheral or Controller mode |     |     | 16  | MHz  |

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



over operating free-air temperature range (unless otherwise noted)

|                       | PARAMETERS  | TEST CONDITIONS                             | MIN              | TYP    | MAX              | UNIT |
|-----------------------|---|---|------------------|--------|------------------|------|
| DC <sub>SCK</sub>     | SCK Duty Cycle                                      |   | 40               | 50     | 60               | %    |
| Controller            |   |   | '                |        |                  |      |
| t <sub>SCLK_H/L</sub> | SCLK High or Low time                               |   | (tSPI/2) -<br>1  | tSPI/2 | tSPI/2) +<br>1   | ns   |
| t <sub>CS.LEAD</sub>  | CS lead-time, CS active to clock                    | SPH=0                                       | 1 SPI<br>Clock   |        |                  |      |
| t <sub>CS.LEAD</sub>  | CS lead-time, CS active to clock                    | SPH=1                                       | 1/2 SPI<br>Clock |        |                  |      |
| t <sub>CS.LAG</sub>   | CS lag time, Last clock to CS inactive              |   | 1 SPI<br>Clock   |        |                  |      |
| t <sub>CS.ACC</sub>   | CS access time, CS active to PICO data out          |   |                  |        | 1/2 SPI<br>Clock |      |
| t <sub>CS.DIS</sub>   | CS disable time, CS inactive to PICO high inpedance |   |                  |        | 1 SPI<br>Clock   |      |
| toulou                | DOCI input data actum time (1)                      | 2.7 < VDD < 3.6V, delayed sampling enabled  | 1                |        |                  |      |
| t <sub>SU.CI</sub>    | POCI input data setup time (1)                      | 1.62 < VDD < 2.7V, delayed sampling enabled | 1                |        |                  | ns   |
|                       | DOCL input data actum time (1)                      | 2.7 < VDD < 3.6V, no delayed sampling       | 29               |        |                  |      |
| t <sub>SU.CI</sub>    | POCI input data setup time (1)                      | 1.62 < VDD < 2.7V, no delayed sampling      | 37               |        |                  | ns   |
| t <sub>HD.CI</sub>    | POCI input data hold time                           | delayed sampling enabled                    | 24               |        |                  | ns   |
| t <sub>HD.CI</sub>    | POCI input data hold time                           | no delayed sampling                         | 0                |        |                  | ns   |
| t <sub>VALID.CO</sub> | PICO output data valid time (2)                     |   |                  |        | 10               | ns   |
| t <sub>HD.CO</sub>    | PICO output data hold time (3)                      |   | 6                |        |                  | ns   |
| Peripheral            |   |   | 1                |        |                  |      |
| t <sub>CS.LEAD</sub>  | CS lead-time, CS active to clock                    |   | 11               |        |                  | ns   |
| t <sub>CS.LAG</sub>   | CS lag time, Last clock to CS inactive              |   | 1                |        |                  | ns   |
| t <sub>CS.ACC</sub>   | CS access time, CS active to POCI data out          |   |                  |        | 26               | ns   |
| t <sub>CS.DIS</sub>   | CS disable time, CS inactive to POCI high inpedance |   |                  |        | 26               | ns   |
| t <sub>SU.PI</sub>    | PICO input data setup time                          |   | 7                |        |                  | ns   |
| t <sub>HD.PI</sub>    | PICO input data hold time                           |   | 0                |        |                  | ns   |
| t <sub>VALID.PO</sub> | POCI output data valid time <sup>(2)</sup>          | 2.7 < VDD < 3.6V                            |                  |        | 25               | ns   |
| t <sub>VALID.PO</sub> | POCI output data valid time <sup>(2)</sup>          | 1.62 < VDD < 2.7V                           |                  |        | 31               | ns   |
|                       |   |   |                  |        |                  |      |

- The POCI input data setup time can be fully compensated when delayed sampling feature is enabled. (1)
- (2) (3) Specifies the time to drive the next valid data to the output after the output changing SCLK clock edge
- Specifies how long data on the output is valid after the output changing SCLK clock edge



## 7.16.2 SPI Timing Diagram




Figure 7-6. SPI Timing Diagram - Controller Mode




Figure 7-7. SPI Timing Diagram - Peripheral Mode

# 7.17 **UART**

over operating free-air temperature range (unless otherwise noted)

|                     | PARAMETERS  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|---|-----------------|-----|-----|-----|------|
| f <sub>UART</sub>   | UART input clock frequency                          |                 |     |     | 32  | MHz  |
| f <sub>BITCLK</sub> | BITCLK clock frequency(equals baud rate in MBaud)   |                 |     |     | 4   | MHz  |
|                     | Pulse duration of spikes suppressed by input filter | AGFSELx = 0     |     | 6   |     | ns   |
| t                   |   | AGFSELx = 1     |     | 14  | 35  | ns   |
| t <sub>SP</sub>     |   | AGFSELx = 2     |     | 22  | 60  | ns   |
|                     |   | AGFSELx = 3     |     | 35  | 90  | ns   |

Submit Document Feedback



## 7.18 TIMx

over operating free-air temperature range (unless otherwise noted)

|                      | PARAMETERS                  | TEST CONDITIONS              | MIN     | TYP MAX | UNIT                 |
|----------------------|-----------------------------|------------------------------|---------|---------|----------------------|
| t <sub>res</sub>     | Timer resolution time       | f <sub>TIMxCLK</sub> = 32MHz | 31.25   |         | ns                   |
|                      |                             |                              | 1       |         | t <sub>TIMxCLK</sub> |
| t <sub>res</sub>     | Timer resolution time       | TIMx with 16bit counter      |         | 16      | bit                  |
| +                    |                             | f <sub>TIMxCLK</sub> = 32MHz | 0.03125 | 2048    | us                   |
| <sup>t</sup> COUNTER | ro-bit counter clock period |                              | 1       | 65536   | t <sub>TIMxCLK</sub> |

## 7.19 TRNG Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

|          | PARAMETER           | TEST CONDITIONS    | MIN | TYP | MAX | UNIT |
|----------|---------------------|--------------------|-----|-----|-----|------|
| TRNGIACT | TRNG active current | TRNG clock = 20MHz |     | 115 |     | μΑ   |

## 7.20 TRNG Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

|                         | PARAMETER                           | TEST CONDITIONS                          | MIN | TYP  | MAX | UNIT |
|-------------------------|-------------------------------------|--|-----|------|-----|------|
| TRNGCLK <sub>F</sub>    | TRNG input clock frequency          |  | 9.5 | 10   | 25  | MHz  |
| TRNG <sub>STARTUP</sub> | TRNG startup time                   |  |     | 520  |     | μs   |
| TRNG <sub>LAT32</sub>   | Latency to generate 32 random bits  | Decimation ratio = 4, TRNG clock = 20MHz |     | 6.4  |     | μs   |
| TRNG <sub>LAT256</sub>  | Latency to generate 256 random bits | Decimation ratio = 4, TRNG clock = 20MHz |     | 51.2 |     | μs   |

## 7.21 Emulation and Debug

## **7.21.1 SWD Timing**

over operating free-air temperature range (unless otherwise noted)

|                  | PARAMETER     | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|---------------|-----------------|-----|-----|-----|------|
| f <sub>SWD</sub> | SWD frequency |                 |     |     | 10  | MHz  |



## 8 Detailed Description

The following sections describe all of the components that make up the devices in this data sheet. The peripherals integrated into these devices are configured by software through Memory Mapped Registers (MMRs). For more details, see the corresponding chapter of the MSPMO L-Series 32MHz Microcontrollers Technical Reference Manual.

#### 8.1 Functional Block Diagram




Figure 8-1. MSPM0L111x Functional Block Diagram

## 8.2 CPU

The CPU subsystem (MCPUSS) implements an Arm Cortex-M0+ CPU, an instruction prefetch and cache, a system timer, and interrupt management features. The Arm Cortex-M0+ is a cost-optimized 32-bit CPU that delivers high performance and low power to embedded applications. Key features of the CPU Sub System include:



- Arm Cortex-M0+ CPU supports clock frequencies from 32kHz to 32MHz
  - ARMv6-M Thumb instruction set (little endian) with single-cycle 32×32 multiply instruction
  - Single-cycle access to GPIO registers through Arm single-cycle IO port
- Prefetch logic to improve sequential code execution, and I-cache with 2 64-bit cache lines
- System timer (SysTick) with 24-bit down counter and automatic reload
- · Nested vectored interrupt controller (NVIC) with 4 programmable priority levels and tail chaining
- Interrupt groups for expanding the total interrupt sources, with jump index for low interrupt latency

## 8.3 Operating Modes

MSPM0 MCUs provide five main operating modes (power modes) to allow for optimization of the device power consumption based on application requirements. In order of decreasing power, the modes are: RUN, SLEEP, STOP, STANDBY, and SHUTDOWN. The CPU is active executing code in RUN mode. Peripheral interrupt events can wake the device from SLEEP, STOP, or STANDBY mode to the RUN mode. SHUTDOWN mode completely disables the internal core regulator to minimize power consumption, and wake is only possible via NRST, SWD, or a logic level match on certain IOs. RUN, SLEEP, STOP, and STANDBY modes also include several configurable policy options (for example, RUN.x) for balancing performance with power consumption.

To further balance performance and power consumption, MSPM0 devices implement two power domains: PD1 (for the CPU, memories, and high performance peripherals), and PD0 (for low speed, low power peripherals). PD1 is always powered in RUN and SLEEP modes, but is disabled in all other modes. PD0 is always powered in RUN, SLEEP, STOP, and STANDBY modes. PD1 and PD0 are both disabled in SHUTDOWN mode.

## 8.3.1 Functionality by Operating Mode

Supported functionality in each operating mode is given in Table 8-1.

Functional key:

- **EN**: The function is enabled in the specified mode.
- DIS: The function is disabled (either clock or power gated) in the specified mode, but the function's configuration is retained.
- **OPT**: The function is optional in the specified mode, and remains enabled if configured to be enabled.
- NS: The function is not automatically disabled in the specified mode, but its use is not supported.
- OFF: The function is fully powered off in the specified mode, and no configuration information is retained.

Table 8-1. Supported Functionality by Operating Mode

|                |   | Ia                      | DIE 0-1. | Suppo | nteurt | IIICUOII | anty by | Opera               | ing wio | ue    |          |          |          |
|----------------|---|-------------------------|----------|-------|--------|----------|---------|---------------------|---------|-------|----------|----------|----------|
|                |   |                         | RUN      |       |        | SLEEP    |         |                     | STOP    |       | STAN     | IDBY     | Z        |
| OPERATING MODE |   | RUNO                    | RUN1     | RUN2  | SLEEPO | SLEEP1   | SLEEP2  | STOP0               | STOP1   | STOP2 | STANDBY0 | STANDBY1 | SHUTDOWN |
|                | SYSOSC  | EN                      | EN       | DIS   | EN     | EN       | DIS     | OPT <sup>(1)</sup>  | EN      | DIS   | DIS      | DIS      | OFF      |
| Oscillators    | Descillators LFOSC or LFXT EN (LFOSC or LFXT) |                         |          |       |        |          | OFF     |                     |         |       |          |          |          |
|                | CPUCLK  | 32MHz                   | 32kHz    | 32kHz |        |          |         | DIS                 |         |       | OFF      |          |          |
|                | MCLK to PD1                                   | 32MHz                   | 32kHz    | 32kHz | 32MHz  | 32kHz    | 32kHz   |                     |         | DIS   | S        |          | OFF      |
|                | ULPCLK to<br>PD0                              | 32MHz                   | 32kHz    | 32kHz | 32MHz  | 32kHz    | 32kHz   | 4MHz <sup>(1)</sup> | 4MHz    | 32kHz | D        | IS       | OFF      |
|                | ULPCLK to<br>TIMG0/8                          | 32MHz                   | 32kHz    | 32kHz | 32MHz  | 32kHz    | 32kHz   | 4MHz <sup>(1)</sup> | 4MHz    |       | 32kHz    |          | OFF      |
| Clocks         | MFCLK   | OPT DIS OPT DIS OPT DIS |          |       |        | OFF      |         |                     |         |       |          |          |          |
| Olooko         | LFCLK   | 32kHz DIS               |          |       |        |          |         |                     |         | OFF   |          |          |          |
|                | LFCLK to<br>TIMG0/1/8<br>TIMA0                | 32kHz                   |          |       |        |          |         |                     | OFF     |       |          |          |          |
|                | LFCLK<br>Monitor                              |                         |          |       |        |          | OPT     |                     |         |       |          |          | OFF      |
|                | MCLK Monitor                                  |                         |          |       |        | Ol       | PT      |                     |         |       |          | DIS      | OFF      |



Table 8-1. Supported Functionality by Operating Mode (continued)

|                     |                                |                            | RUN     |      |        | SLEEP   | y Opera            |                | STOP     |            |                    | NDBY     | z                      |
|---------------------|--------------------------------|----------------------------|---------|------|--------|---------|--------------------|----------------|----------|------------|--------------------|----------|------------------------|
| OPERATING MODE      |                                | RUNO                       | RUN1    | RUNZ | SLEEP0 | SLEEP1  | SLEEP2             | STOP0          | STOP1    | STOP2      | STANDBY0           | STANDBY1 | SHUTDOWN               |
|                     | POR monitor                    |                            |         |      |        |         | E                  | N              | •        |            |                    | •        | 1                      |
| PMU                 | BOR monitor                    |                            |         |      |        |         | EN                 |                |          |            |                    |          | OFF                    |
|                     | Core regulator                 |                            |         | FULL | DRIVE  |         |                    | RE             | DUCED DF | RIVE       | LOW                | DRIVE    | OFF                    |
|                     | CPU                            |                            | EN      |      |        |         |                    | D              | OIS      |            |                    |          | OFF                    |
| Core                | DMA                            |                            |         | 0    | PT     |         |                    |                | DIS (tı  | iggers sup | ported)            |          | OFF                    |
| Functions           | Flash                          |                            |         | Е    | N      |         |                    |                |          | DIS        |                    |          | OFF                    |
|                     | SRAM                           |                            |         | Е    | N      |         |                    |                |          | DIS        |                    |          | OFF                    |
|                     | CRC                            |                            | OPT DIS |      |        |         |                    |                |          | OFF        |                    |          |                        |
| PD1                 | SPI0                           |                            |         | 0    | PT     |         |                    |                |          | DIS        |                    |          | OFF                    |
| Peripherals         | AESADV                         | OPT                        |         |      |        |         | DIS                |                |          |            | OFF                |          |                        |
|                     | TRNG OPT DIS                   |                            |         | OFF  |        |         |                    |                |          |            |                    |          |                        |
|                     | Keystore                       | OPT                        |         |      |        |         |                    |                | OFF      |            |                    |          |                        |
|                     | UART0/1                        | OPT                        |         |      |        |         |                    |                |          |            | OPT <sup>(2)</sup> | OFF      |                        |
|                     | I2C0                           | OPT                        |         |      |        |         |                    |                |          |            | OPT <sup>(2)</sup> | OFF      |                        |
|                     | TIMG0/1/8                      | OPT                        |         |      |        |         |                    |                |          |            |                    | OFF      |                        |
| PD0                 | TIMA0                          | OPT                        |         |      |        |         |                    |                |          | OFF        |                    |          |                        |
| Peripherals         | GPIOA,<br>GPIOB <sup>(3)</sup> | ОРТ                        |         |      |        |         | OPT <sup>(2)</sup> |                |          |            | OPT <sup>(2)</sup> | OFF      |                        |
|                     | WWDT0                          | ОРТ                        |         |      |        |         |                    | DIS            |          |            |                    | OFF      |                        |
|                     | LFSS<br>(RTC_B,<br>IWDT_B)     | ОРТ                        |         |      |        |         |                    |                |          | OFF        |                    |          |                        |
|                     | ADC0 (3)                       | OPT NS (triggers supported |         |      |        |         |                    | ported)        | OFF      |            |                    |          |                        |
| Analog              | VREF                           | OPT                        |         |      |        |         | OFF                |                |          | FF         | OFF                |          |                        |
|                     | Temperature<br>Sensor          | OPT                        |         |      |        |         |                    | OFF            |          |            | FF                 | OFF      |                        |
| IOMUX and IO Wakeup |                                | EN                         |         |      |        |         |                    | DIS w/<br>WAKE |          |            |                    |          |                        |
| Wake Sources        |                                |                            | N/A     |      |        | ANY IRQ |                    |                |          | PD0 IRQ    |                    |          | IOMUX,<br>NRST,<br>SWD |

- (1) If STOP0 is entered from RUN1 (SYSOSC enabled but MCLK sourced from LFCLK), SYSOSC remains enabled as in RUN1 and ULPCLK remains at 32kHz as in RUN1. If STOP0 is entered from RUN2 (SYSOSC was disabled and MCLK was sourced from LFCLK), SYSOSC remains disabled as in RUN2 and ULPCLK remains at 32kHz as in RUN2.
- When using the STANDBY1 policy for STANDBY, only TIMG0, TIMG1, , and TIMA0 are clocked. Other PD0 peripherals can generate an asynchronous fast clock request upon external activity but are not actively clocked.
- For ADCx and GPIO Ports A and B, the digital logic is in PD0 and the register interface is in PD1. These peripherals support fast single-cycle register access when PD1 is active and also support basic operation down to STANDBY mode where PD0 is still active.

## 8.4 Security

This device offers several security features, including:

- Debug security
- Device identify
- Crypto acceleration
- True random number generation
- Flash write-erase protection
- Flash read-execute protection
- Flash IP protection
- SRAM write-execute mutual exclusion
- Secure boot



· Secure firmware update

- · Secure key storage
- Customer secure code
- · Hardware monotonic counter

For more details, see the Security chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

## 8.5 Power Management Unit (PMU)

The power management unit (PMU) generates the internally regulated core supplies for the device and provides supervision of the external supply (VDD). The PMU also contains the bandgap voltage reference used by the PMU itself as well as analog peripherals. Key features of the PMU include:

- · Power-on reset (POR) supply monitor
- Brownout reset (BOR) supply monitor with early warning capability using three programmable thresholds
- Core regulator with support for RUN, SLEEP, STOP, and STANDBY operating modes to dynamically balance performance with power consumption
- Parity-protected trim to immediately generate a power-on reset (POR) in the event that a power management trim is corrupted

For more details, see the PMU chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

#### 8.6 Clock Module (CKM)

The clock module provides the following oscillators:

- LFOSC: Internal low-frequency oscillator (32kHz)
- SYSOSC: Internal high-frequency oscillator (4MHz or 32MHz with factory trim, 16MHz or 24MHz with user trim)
- LFXT/LFCKIN: low-frequency external crystal oscillator or digital clock input (32KHz)

The following clocks are distributed by the clock module for use by the processor, bus, and peripherals:

- MCLK: Main system clock for PD1 peripherals, derived from SYSOSC or LFCLK, active in RUN and SLEEP modes
- CPUCLK: Clock for the processor (derived from MCLK), active in RUN mode
- ULPCLK: Ultra-low power clock for PD0 peripherals, active in RUN, SLEEP, STOP, and STANDBY modes
- MFCLK: 4MHz fixed mid-frequency clock for peripherals, available in RUN, SLEEP, and STOP modes
- LFCLK: 32kHz fixed low-frequency clock for peripherals or MCLK, active in RUN, SLEEP, STOP, and STANDBY modes
- ADCCLK: ADC clock, available in RUN, SLEEP and STOP modes
- CLK OUT: Used to output a clock externally, available in RUN, SLEEP, STOP, and STANDBY modes
- HFCLK: High frequency clock derived from HFCLK IN, available in RUN and SLEEP mode

For more details, see the CKM chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

#### 8.7 DMA

The direct memory access (DMA) controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA can be used to move data from ADC conversion memory to SRAM. The DMA reduces system power consumption by allowing the CPU to remain in low power mode, without having to awaken to move data to or from a peripheral.

The DMA in these devices support the following key features:

- 3 independent DMA transfer channels
  - 1 full-feature channel (DMA0), supporting repeated transfer modes



- 2 basic channels (DMA1, DMA2), supporting single transfer modes
- Configurable DMA channel priorities
- Byte (8-bit), short word (16-bit), word (32-bit) and long word (64-bit) and long-long word (128-bit) or mixed byte and word transfer capability
- · Transfer counter block size supports up to 64k transfers of any data type
- Configurable DMA transfer trigger selection
- · Active channel interruption to service other channels
- Early interrupt generation for ping-pong buffer architecture
- Cascading channels upon completion of activity on another channel
- Stride mode to support data re-organization, such as 3-phase metering applications
- Gather mode

Table 8-2 lists the available triggers for the DMA which are configured using the DMATCTL.DMATSEL control bits in the DMA memory mapped registers.

**Table 8-2. DMA Trigger Mapping** 

| DMACTL.DMATSEL | Trigger Source                |  |  |
|----------------|-------------------------------|--|--|
| 0              | Software                      |  |  |
| 1              | Generic Subscriber 0 (FSUB_0) |  |  |
| 2              | Generic Subscriber 0 (FSUB_1) |  |  |
| 3              | AES Publisher 1               |  |  |
| 4              | AES Publisher 2               |  |  |
| 5              | ADC0 Publisher 1              |  |  |
| 6              | I2C0 Publisher 1              |  |  |
| 7              | I2C0 Publisher 2              |  |  |
| 8              | SPI0 Publisher 1              |  |  |
| 9              | SPI0 Publisher 2              |  |  |
| 10             | UART0 Publisher 1             |  |  |
| 11             | UART0 Publisher 2             |  |  |
| 12             | UART1 Publisher 1             |  |  |
| 13             | UART1 Publisher 2             |  |  |

#### 8.8 Events

The event manager transfers digital events from one entity (for example, a peripheral) to another (for example, a second peripheral, the DMA or the CPU). The event manager implements event transfer through a defined set of event publishers (generators) and subscribers (receivers) that are interconnected through an event fabric containing a combination of static and programmable routes.

Events that are transferred by the event manager include:

- · Peripheral event transferred to the CPU as an interrupt request (IRQ) (Static Event)
  - Example: GPIO interrupt is sent to the CPU
- Peripheral event transferred to the DMA as a DMA trigger (DMA Event)
  - Example: UART data receive trigger to DMA to request a DMA transfer
- Peripheral event transferred to another peripheral to directly trigger an action in hardware (Generic Event)
  - Example: TIMx timer peripheral publishes a periodic event to the ADC subscriber port, and the ADC uses the event to trigger start-of-sampling

For more details, see the Event chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



#### **Table 8-3. Generic Event Channels**

A generic route is either a point-to-point (1:1) route or a point-to-two (1:2) splitter route in which the peripheral publishing the event is configured to use one of several available generic route channels to publish the event to another entity (or entities, in the case of a splitter route). An entity can be another peripheral, a generic DMA trigger event, or a generic CPU event.

| CHANID | Generic Route Channel Selection   | Channel Type     |
|--------|-----------------------------------|------------------|
| 0      | No generic event channel selected | N/A              |
| 1      | Generic event channel 1 selected  | 1:1              |
| 2      | Generic event channel 2 selected  | 1:1              |
| 3      | Generic event channel 3 selected  | 1 : 2 (splitter) |

## 8.9 Memory

#### 8.9.1 Memory Organization

Table 8-4 summarizes the memory map of the devices. For more information about the memory region detail, see the *Platform Memory Map* section in the *MSPM0 L-Series 32-MHz Microcontrollers Technical Reference Manual*.

**Table 8-4. Memory Organization** 

| MEMORY REGION        | SUBREGION            | MSPM0L1116  | MSPM0L1117  |
|----------------------|----------------------|---|---|
|                      | MAIN ECC Corrected   | 32KB <sup>(1)</sup><br>0x0000.0000 to 0x0000.7FFF | 64KB <sup>(1)</sup><br>0x0000.0000 to 0x0000.FFFF |
| Code (Flash Bank 0)  | MAIN ECC Uncorrected | 0x0040.0000 to 0x0040.7FFF                        | 0x0040.0000 to 0x0040.FFFF                        |
|                      | Flash ECC Code       | 0x0080.0000 to 0x0080.7FFF                        | 0x0080.0000 to 0x0080.FFFF                        |
| Ocale (Flesh Book 4) | MAIN ECC Corrected   | 32KB <sup>(1)</sup><br>0x0001.0000 to 0x0001.7FFF | 64KB <sup>(1)</sup><br>0x0001.0000 to 0x0001.FFFF |
| Code (Flash Bank 1)  | MAIN ECC Uncorrected | 0x0041.0000 to 0x0041.7FFF                        | 0x0041.0000 to 0x0041.FFFF                        |
|                      | Flash ECC Code       | 0x0081.0000 to 0x0081.7FFF                        | 0x0081.0000 to 0x0081.FFFF                        |
| SRAM (SRAM)          | Default              | 16KB<br>0x2000.0000 to 0x2000.3FFF                | 16KB<br>0x2000.0000 to 0x2000.3FFF                |
|                      | Peripherals          | 0x4000.4000 to 0x4086.1FFF                        | 0x4000.4000 to 0x4086.1FFF                        |
|                      | NONMAIN Corrected    | 2KB<br>0x41C0.0000 to 0x41C0.07FF                 | 2KB<br>0x41C0.0000 to 0x41C0.07FF                 |
| D : 1                | NONMAIN Uncorrected  | 0x41C1.0000 to 0x41C1.07FF                        | 0x41C1.0000 to 0x41C1.07FF                        |
| Peripheral           | NONMAIN ECC code     | 0x41C2.0000 to 0x41C2.07FF                        | 0x41C2.0000 to 0x41C2.07FF                        |
|                      | FACTORY Corrected    | 0x41C4.0000 to 0x41C4.01FF                        | 0x41C4.0000 to 0x41C4.01FF                        |
|                      | FACTORY Uncorrected  | 0x41C5.0000 to 0x41C5.01FF                        | 0x41C5.0000 to 0x41C5.01FF                        |
|                      | FACTORY ECC code     | 0x41C6.0000 to 0x41C6.01FF                        | 0x41C6.0000 to 0x41C6.01FF                        |
| S                    | Subsystem            | 0x6000.0000 to 0x7FFF.FFFF                        | 0x6000.0000 to 0x7FFF.FFFF                        |
| Sy                   | ystem PPB            | 0xE000.0000 to 0xE00F.FFFF                        | 0xE000.0000 to 0xE00F.FFFF                        |

<sup>(1)</sup> First 32KB flash memory (address 0x0000.0000 to 0x0000.8000) has up to 100000 program/erase cycles.

#### 8.9.2 Peripheral File Map

Table 8-5 lists the available peripherals and the register base address for each.

Table 8-5. Peripherals Summary

| Peripheral Name | Base Address | Size   |
|-----------------|--------------|--------|
| ADC0            | 0x4000.4000  | 0x2000 |
| VREF            | 0x4003.0000  | 0x2000 |
| WWDT0           | 0x4008.0000  | 0x2000 |
| TIMG0           | 0x4008.4000  | 0x2000 |
| TIMG8           | 0x4009.0000  | 0x2000 |



Table 8-5. Peripherals Summary (continued)

| Peripheral Name | Base Address | Size   |
|-----------------|--------------|--------|
| RTC_B           | 0x4009.4000  | 0x2000 |
| GPIOA           | 0x400A.0000  | 0x2000 |
| GPIOB           | 0x400A.2000  | 0x2000 |
| KEYSTORE        | 0x400A.C000  | 0x2000 |
| SYSCTL          | 0x400A.F000  | 0x4000 |
| DEBUGSS         | 0x400C.7000  | 0x2000 |
| EVENT           | 0x400C.9000  | 0x3000 |
| NVMNW           | 0x400C.D000  | 0x2000 |
| I2C0            | 0x400F.0000  | 0x2000 |
| UART1           | 0x4010.0000  | 0x2000 |
| UART0           | 0x4010.8000  | 0x2000 |
| MCPUSS          | 0x4040.0000  | 0x2000 |
| MTB             | 0x4040.2000  | 0x1000 |
| MTBRAM          | 0x4040.3000  | 0x0020 |
| IOMUX           | 0x4042.8000  | 0x2000 |
| DMA             | 0x4042.A000  | 0x2000 |
| CRC             | 0x4044.0000  | 0x2000 |
| AESADV          | 0x4044.2000  | 0x2000 |
| TRNG            | 0x4044.4000  | 0x2000 |
| SPIO            | 0x4046.8000  | 0x2000 |
| TIMG1           | 0x4048.6000  | 0x2000 |
| ADC0            | 0x4055.6000  | 0x2000 |
| TIMA0           | 0x4086.0000  | 0x2000 |

1. Aliased region of ADC0 and ADC1 memory-mapped registers

## 8.9.3 Peripheral Interrupt Vector

Table 8-6 shows the IRQ number and the interrupt group number for each peripherals in this device.

**Table 8-6. Interrupt Vector Number** 

| Peripheral Name  | NVIC IRQ | Group IIDX |
|------------------|----------|------------|
| WWDT0            | 0        | 0          |
| DEBUGSS          | 0        | 2          |
| FLASHCTL         | 0        | 3          |
| EVENT SUB PORT 0 | 0        | 4          |
| EVENT SUB PORT 1 | 0        | 5          |
| SYSCTL           | 0        | 6          |
| GPIOA            | 1        | 0          |
| GPIOB            | 1        | 1          |
| TRNG             | 1        | 5          |
| TIMG8            | 2        | -          |
| ADC0             | 4        | -          |
| SPI0             | 9        | -          |
| UART1            | 13       | -          |
| UART0            | 15       | -          |

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



| Peripheral Name | NVIC IRQ | Group IIDX |
|-----------------|----------|------------|
| TIMG0           | 16       | -          |
| TIMAO           | 18       | -          |
| TIMG1           | 22       | -          |
| I2C0            | 24       | -          |
| AESADV          | 28       | -          |
| RTC_B           | 30       | -          |
| DMA0            | 31       | -          |

## 8.10 Flash Memory

A dual bank of non-volatile flash memory (up to 64kB/128kB total) is provided for storing executable program code and application data.

Key features of the flash include:

- · Hardware ECC protection (encode and decode) with single bit error correction and double-bit error detection
- In-circuit program and erase operations supported across the entire recommended supply range
- Small 1kB sector sizes (minimum erase resolution of 1kB)
- Up to 100,000 program/erase cycles on the 32 selected sectors of the flash memory, with up to 10,000 program/erase cycles on the remaining flash memory (devices with 32kB support 100,000 cycles on the entire flash memory)
- Bank address swap for in-system, over-the-air (OTA) firmware updates

For more details, see the NVM chapter of the MSPM0 L-Series 32-MHz Microcontrollers Technical Reference Manual.

#### 8.11 **SRAM**

MSPM0L111x MCUs include a low power, high performance SRAM memory with zero wait state access across the supported CPU frequency range of the device. MSPM0 MCUs also provide up to 16KB SRAM. SRAM memory may be used for storing volatile information such as the call stack, heap, global data, and code.

The SRAM memory content is fully retained in run, sleep, stop, and standby operating modes and is lost in shutdown mode.

A write protection mechanism is provided to allow the application to prevent unintended modifications to the SRAM memory. Write protection is useful when placing executable code into SRAM as it provides a level of protection against unintentional overwrites of code by either the CPU or DMA. Placing code in SRAM can improve performance of critical loops by enabling zero wait state operation and lower power consumption.

#### 8.12 **GPIO**

The general purpose input/output (GPIO) peripheral provides the user with a means to write data out and read data in to and from the device pins. Through the use of the Port A and Port B GPIO peripheral, these devices support up to 44 GPIO pins.

The key features of the GPIO module include:

- · 0 wait state MMR access from CPU
- · Set/Clear/Toggle multiple bits without the need of a read-modify-write construct in software
- GPIOs with "Standard with Wake" drive functionality able to wake the device from SHUTDOWN mode
- User controlled input filtering
- GPIO "FastWake" feature enables low-power wakeup from STOP and STANDBY modes for any GPIO port

For more details, see the GPIO chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.



#### **8.13 IOMUX**

The IOMUX peripheral enables IO pad configuration and controls digital data flow to and from the device pins. The key features of the IOMUX include:

- IO pad configuration registers allow for programmable drive strength, speed, pullup or pulldown, and more
- · Digital pin muxing allows for multiple peripheral signals to be routed to the same IO pad
- · Pin functions and capabilities are user-configured using the PINCM register

For more details, see the IOMUX chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

## 8.14 ADC

The 12-bit analog-to-digital converter (ADC) module in these devices support fast 12-bit conversions with single-ended inputs.

ADC features include:

- 12-bit output resolution at up to 1.68Msps with greater than 11-bit ENOB
- HW averaging enables 14-bit conversion resolution at 105ksps
- Up to 13 external input channels
- Internal channels for temperature sensing and supply monitoring
- · Software selectable reference:
  - Configurable internal dedicated ADC reference voltage of 1.4V and 2.5V (VREF)
  - MCU supply voltage (VDD)
  - External reference supplied to the ADC through the VREF+ and VREF- pins
- Operates in RUN, SLEEP, and STOP modes and supports triggers from STANDBY mode

Table 8-7 shows the ADC channel connections.

Table 8-7. ADC0 Channel Mapping

| Channel [0:15] | Signal Name (ADC0) | Channel [16:31] | Signal Name (ADC0) <sup>(1) (2)</sup> |
|----------------|--------------------|-----------------|---------------------------------------|
| 0              | A0_0               | 16              | -                                     |
| 1              | A0_1               | 17              | -                                     |
| 2              | A0_2               | 18              | -                                     |
| 3              | A0_3               | 19              | -                                     |
| 4              | A0_4               | 20              | -                                     |
| 5              | A0_5               | 21              | -                                     |
| 6              | A0_6               | 22              | -                                     |
| 7              | A0_7               | 23              | -                                     |
| 8              | A0_8               | 24              | -                                     |
| 9              | A0_9               | 25              | -                                     |
| 10             | -                  | 26              | -                                     |
| 11             | Temperature Sensor | 27              | -                                     |
| 12             | A0_12              | 28              | Internal VREF                         |
| 13             | A0_13              | 29              | -                                     |
| 14             | A0_14              | 30              | -                                     |
| 15             | -                  | 31              | Supply/Battery Monitor                |

For more details, see the ADC chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

Submit Document Feedback



## 8.15 Temperature Sensor

The temperature sensor provides a voltage output that changes linearly with device temperature. The temperature sensor output is internally connected to one of ADC input channels to enable a temperature-to-digital conversion.

A unit-specific single-point calibration value for the temperature sensor is provided in the factory constants memory region. This calibration value represents the ADC conversion result (in ADC code format) corresponding to the temperature sensor being measured in 12-bit mode with the 1.4V internal VREF at the factory trim temperature (TS<sub>TRIM</sub>). The ADC and VREF configuration for the above measurement is as the following: RES=0 (12-bit mode), VRSEL=2h (internal VREF), ADC t<sub>Sample</sub>=12.5µs. This calibration value can be used with the temperature sensor temperature coefficient (TS<sub>c</sub>) to estimate the device temperature. See the temperature sensor section of the *MSPMO L-Series 32MHz Microcontrollers Technical Reference Manual* for guidance on estimating the device temperature with the factory trim value.

#### 8.16 VREF

The voltage reference module (VREF) in these devices contains a configurable voltage reference buffer dedicated for the on-board ADC. The devices also support connection of an external reference for applications in which higher accuracy is required.

VREF features include:

- 1.4V and 2.5V user-selectable internal reference for ADC
- Internal reference supports ADC operation up to 200 ksps
- · Support for bringing in an external reference for the ADC on the VREF+ and VREF- device pins
- Requires a decoupling capacitor placed on VREF+/- pins for proper operation. See the Section 7.14.2

For more details, see the VREF chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

#### **8.17 TRNG**

The true random number generator (TRNG) utilizes an internal circuit to generate 32-bit random numbers. The TRNG is intended to be used as a source to a deterministic random number generator (DRNG) to build a FIPS-140-2 compliant system. Key features of the TRNG include:

- Generation of 32-bit random numbers
- A new 32-bit number may be generated every 32 \* 4 = 128 TRNG clock cycles
- · Built-in health tests
- · Available in RUN and SLEEP modes

For more details, see the TRNG chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

#### **8.18 AESADV**

The AES advanced (AESADV) accelerator module performs encryption and decryption of 128-bit data blocks with a 128-bit or 256-bit key in hardware according to the advanced encryption standard (AES). AES is a symmetric-key block cipher algorithm specified in FIPS PUB 197.

The AESADV accelerator features include:

- AES operation with 128-bit and 256-bit keys
- Key scheduling in hardware
- Enc/decrypt only modes: CBC, CFB-1, CFB-8, CFB-128, OFB-128, CTR/ICM
- Authentication only modes: CBC-MAC, CMAC
- AES-CCM
- AES-GCM
- AES-CCM and AES-GCM modes support continuation with hold/resume of payload data
- 32-bit word access to provide key data, input data, and output data
- AESADV ready interrupt



- DMA triggers for input/output data
- · Supported in RUN and SLEEP (see the Operating Modes section of the device technical reference manual)

For more details, see the AESADV chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

## 8.19 Keystore

The Keystore controller provides secure management of the Advanced Encryption Engine (AES) keys. The use-model of the keystore controller is to securely deposit keys into it during the execution of customer secure code, and have the AES engine access them subsequently in a secure manner without leaking any key data to observers. Both 128 and 256-bit keys can be stored in the keystore's key slots. The keystore and its interaction with the AES engine are designed for secure operation including thwarting partial key modification attacks.

Support for storage of up to 2 keys

For more details, see the KEYSTORE chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

#### 8.20 CRC-P

The cyclical redundancy check (CRC) module provides a signature for an input data sequence. Key features of the CRC module include:

- Support for 16-bit CRC based on CRC16-CCITT
- Support for 32-bit CRC based on CRC32-ISO3309
- Support for bit reversal
- Support for custom polynomials

For more details, see the CRC chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

#### 8.21 **UART**

The UART peripherals provide the following key features:

- Standard asynchronous communication bits for start, stop, and parity
- Fully programmable serial interface
  - 5, 6, 7 or 8 data bits
  - Even, odd, stick, or no-parity bit generation and detection
  - 1 or 2 stop bit generation
  - Line-break detection
  - Glitch filter on the input signals
  - Programmable baud rate generation with oversampling by 16, 8 or 3
- Local Interconnect Network (LIN) mode support
- Separated transmit and receive FIFOs support DMA data transfer
- Support transmit and receive loopback mode operation
- See Table 8-8 for detail information on supported protocols

#### Table 8-8. UART Features

| UART Features                       | UART0 (Extend) | UART1 (Main) |
|-------------------------------------|----------------|--------------|
| Active in Stop and Standby Mode     | Yes            | Yes          |
| Separate transmit and receive FIFOs | Yes            | Yes          |
| Support hardware flow control       | Yes            | Yes          |
| Support 9-bit configuration         | Yes            | Yes          |
| Support LIN mode                    | Yes            | -            |
| Support DALI                        | Yes            | -            |
| Support IrDA                        | Yes            | -            |
| Support ISO7816 Smart Card          | Yes            | -            |

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



## **Table 8-8. UART Features (continued)**

| UART Features             | UART0 (Extend) | UART1 (Main) |  |  |
|---------------------------|----------------|--------------|--|--|
| Support Manchester coding | Yes            | -            |  |  |
| FIFO Depth                | 4 entries      | 4 entries    |  |  |

For more details, see the UART chapter of the .

#### 8.22 I2C

The inter-integrated circuit interface ( $I^2C$ ) peripheral in these devices provide bidirectional data transfer with other I2C devices on the bus and support the following key features:

- 7-bit and 10-bit addressing mode with multiple 7-bit target addresses
- Multiple-controller transmitter or receiver mode
- Target receiver or transmitter mode with configurable clock stretching
- Support Standard-mode (Sm), with a bit rate up to 100 kbit/s
- Support Fast-mode (Fm), with a bit rate up to 400 kbit/s
- Support Fast-mode Plus (Fm+), with a bit rate up to 1 Mbit/s
  - Supported on open drain IOs only (ODIO)
  - Supported on open drain IOs (ODIO) and high-drive (HDIO) IOs only
- Separated transmit and receive FIFOs support DMA data transfer
- Support SMBus 3.0 with PEC, ARP, timeout detection and host support
- · Wakeup from low power mode on address match
- Support analog and digital glitch filter for input signal glitch suppression
- 8-entry transmit and receive FIFOs

For more details, see the I2C chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

## 8.23 SPI

The serial peripheral interface (SPI) peripheral in these devices support the following key features:

- Support ULPCLK/2 bit rate and up to 16Mbps in both controller and peripheral mode
- Configurable as a controller or a peripheral
- Configurable chip select for both controller and peripheral
- · Programmable clock prescaler and bit rate
- Programmable data frame size from 4 bits to 16 bits (controller mode) and 7 bits to 16 bit (peripheral mode)
- Supports PACKEN feature that allows the packing of two 16 bit FIFO entries into a 32-bit value to improve CPU performance
- · Transmit and receive FIFOs (four entries each with 16 bits per entry) supporting DMA data transfer
- · Supports TI mode, Motorola mode and National Microwire format

For more details, see the SPI chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

# 8.24 Low-Frequency Sub System (LFSS)

The Low-Frequency Sub-System (LFSS) is a sub-system which combines several functional peripherals under one shared subsystem. These peripherals are clocked by the low frequency clock (LFCLK) or need to be active during low power modes. The LFCLK has a typical frequency of 32kHz and is mainly intended for long-term timekeeping.

LFSS in this device contains following components:

- · Real Time Clock with additional prescalar extension and timestamp captures
- An asynchronous Independent Watchdoc Timer



For more details, see the LFSS chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

## 8.25 RTC\_B

The RTC\_B instance of the real-time clock operates off of a 32kHz input clock source (typically a low frequency crystal) and provides a time base to the application with multiple options for interrupts to the CPU. The RTC\_B provides common key features in relation to the Low-Frequency Sub System (LFSS).

Common key features of the RTC\_B include:

- Counters for seconds, minutes, hours, day of the week, day of the month, month, and year
- Binary or BCD format
- · Leap-year handling
- One customizable alarm interrupt based on minute, hour, day of the week, and day of the month
- · Interval alarm interrupt to wake every minute, every hour, at midnight, or at noon
- Interval alarm interrupt providing periodic wake-up at 4096, 2048, 1024, 512, 256, or 128 Hz
- Interval alarm interrupt providing periodic wake-up at 64, 32, 16, 8, 4, 2, 1, and 0.5 Hz
- Calibration for crystal offset error (up to +/- 240ppm)
- Compensation for temperature drift (up to +/- 240ppm)
- · RTC clock output to pin for calibration

Table 8-9 shows the RTC features supported in this device.

Table 8-9. RTC\_B Key Features

| RTC Features   | RTC_B |
|--|-------|
| Power enable register  | -     |
| Real-time clock and calendar mode providing seconds, minutes, hours, day of week, day of month, and year | Yes   |
| Selectable binary or binary-coded decimal (BCD) format   | Yes   |
| Leap-year correction (valid for year 1901 through 2099)  | Yes   |
| Two customizable calendar alarm interrupts based on minute, hour, day of the week, and day of the month  | Yes   |
| Interval alarm interrupt to wake every minute, every hour, at midnight, or at noon                       | Yes   |
| Periodic interrupt to wake at 4096, 2048, 1024, 512, 256, or 128Hz                                       | Yes   |
| Periodic interrupt to wake at 64, 32, 16, 8, 4, 2, 1, and 0.5Hz  | Yes   |
| Interrupt capability down to STANDBY mode with STOPCLKSTBY   | Yes   |
| Calibration for crystal offset error and crystal temperature drift (up to ±240 ppm total)                | Yes   |
| RTC clock output to pin for calibration (GPIO)   | Yes   |
| RTC clock output to pin for calibration (TIO)  | -     |
| Three -bit prescaler for heartbeat function with interrupt generation                                    | -     |
| RTC external clock selection of untrimmed 32kHz, trimmed 512Hz, 256Hz or 1Hz                             | -     |
| RTC time stamp capture upon detection of a timer stamp event, including:  TIO event  VDD fail event      | -     |
| RTC counter lock function  | -     |

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



For more details, see the RTC chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

#### 8.26 IWDT B

The independent watchdog timer (IWDT) in the LFSS is a device-independent supervisor which monitors code execution and overall hang up scenarios of the device. Due to the nature of LFSS, this IWDT has its own system independent clock source. If the application software does not successfully reset the watchdog within the programmed time, the watchdog generates a POR reset to the device.

Key features of the IWDT include:

- A 25-bit counter
- Counter driven from LFOSC (fixed 32kHz clock path) with a programmable clock divider
- Eight selectable watchdog timer periods (2ms to 2hr)

For more details, see the IWDT chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

#### 8.27 WWDT

The windowed watchdog timer (WWDT) can be used to supervise the operation of the device, specifically code execution. The WWDT can be used to generate a reset or an interrupt if the application software does not successfully reset the watchdog within a specified window of time. Key features of the WWDT include:

- 25-bit counter
- · Programmable clock divider
- · Eight software selectable watchdog timer periods
- · Eight software selectable window sizes
- Support for stopping the WWDT automatically when entering a sleep mode
- Interval timer mode for applications which do not require watchdog functionality

For more details, see the WWDT chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

#### 8.28 Timers (TIMx)

There are two timer peripherals in these devices support that following key features: TIMGx (general-purpose timer) and TIMAx (advanced timer). TIMGx is a subset of TIMAx, which means these timers share many common features that are compatible in software. For specific configuration, see Table 8-10.

Specific features for the general-purpose timer (TIMGx) include:

- 16-bit timers with up, down or up-down counting modes, with repeat-reload mode
- Selectable and configurable clock source
- 8-bit programmable prescaler to divide the counter clock frequency
- · Two independent CC channels for
  - Output compare
  - Input capture
  - PWM output
  - One-shot mode
- Support quadrature encoder interface (QEI) for positioning and movement sensing available in TIMG8
- Support synchronization and cross trigger among different TIMx instances in the same power domain (see Table 8-11)
- Support interrupt/DMA trigger generation and cross peripherals (such as ADC) trigger capability
- Hall sensor input logic (TIMG8)

Specific features for the advanced timer (TIMAx) include:

- · 16-bit timer with up, down or up-down counting modes, with repeat-reload mode
- Selectable and configurable clock source



- 8-bit programmable prescaler to divide the counter clock frequency
- · Repeat counter to generate an interrupt or event only after a given number of cycles of the counter
- Up to four independent CC channels for
  - Output compare
  - Input capture
  - PWM output
  - One-shot mode
- Two additional capture/compare channels for internal events (CC4/CC5)
- Shadow register for load and CC register available in TIMA0
- Complementary output PWM
- Asymmetric PWM with programmable dead band insertion
- Fault handling mechanism to ensure the output signals in a safe user-defined state when a fault condition is encountered
- Support synchronization and cross trigger among different TIMx instances in the same power domain (see Table 8-11)
- Support interrupt and DMA trigger generation and cross peripherals (such as ADC) trigger capability
- Two additional capture/compare channels for internal events

Table 8-10. TIMx Instance Configuration

| Instance | Power<br>Domain | Counter<br>Resolutio<br>n | Prescaler | Repeat<br>Counter | CCP<br>Channels<br>(External/<br>Internal) | External<br>PWM<br>Channels | Phase<br>Load | Shadow<br>Load | Shadow<br>CCs | Deadband | Fault<br>Handler | QEI / Hall<br>Input<br>Mode |
|----------|-----------------|---------------------------|-----------|-------------------|--|-----------------------------|---------------|----------------|---------------|----------|------------------|-----------------------------|
| TIMG0    | PD0             | 16-bit                    | 8-bit     | -                 | 2  | 2                           | -             | -              | -             | -        | -                | -                           |
| TIMG1    | PD0             | 16-bit                    | 8-bit     | -                 | 2  | 2                           | -             | -              | -             | -        | -                | -                           |
| TIMG8    | PD0             | 16-bit                    | 8-bit     | -                 | 2  | 2                           | -             | -              | -             | -        | -                | Yes                         |
| TIMA0    | PD0             | 16-bit                    | 8-bit     | Yes               | 4/2  | 8                           | Yes           | Yes            | Yes           | Yes      | Yes              | -                           |

Table 8-11. TIMx Cross Trigger Map (PD0)

| TSEL.ETSEL Selection | TIMA0                           | TIMG0       | TIMG1       | TIMG8       |  |  |  |  |
|----------------------|---------------------------------|-------------|-------------|-------------|--|--|--|--|
| 0                    | TIMA0.TRIGO                     | TIMA0.TRIGO | TIMA0.TRIGO | TIMA0.TRIGO |  |  |  |  |
| 1                    | TIMG0.TRIGO                     | TIMG0.TRIGO | TIMG0.TRIGO | TIMG0.TRIGO |  |  |  |  |
| 2                    | TIMG1.TRIGO                     | TIMG1.TRIGO | TIMG1.TRIGO | TIMG1.TRIGO |  |  |  |  |
| 3                    | TIMG8.TRIGO                     | TIMG8.TRIGO | TIMG8.TRIGO | TIMG8.TRIGO |  |  |  |  |
| 4 to 15              | Reserved                        |             |             |             |  |  |  |  |
| 16                   | Event Subscriber Port 0 (FSUB0) |             |             |             |  |  |  |  |
| 17                   | Event Subscriber Port 1 (FSUB1) |             |             |             |  |  |  |  |
| 18 to 31             |                                 | Rese        | erved       |             |  |  |  |  |

For more details, see the timer chapters of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

## 8.29 Device Analog Connections

Figure 8-2 shows the internal analog connection of the device.




Figure 8-2. Analog Connections

Product Folder Links: MSPM0L1117 MSPM0L1116

Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated

**ADC** 



## 8.30 Input/Output Diagrams

The IOMUX manages the selection of which peripheral function is to be used on a digital IO and provides the controls for the output driver, input path, and the wake-up logic for wakeup from SHUTDOWN mode. For more information, see the IOMUX section of the MSPMO L-Series 32MHz Microcontrollers Technical Reference Manual.

The mixed-signal IO pin slice diagram for a full featured IO pin is shown in Figure 8-3. Not all pins have analog functions, wake-up logic, drive strength control, and pullup or pulldown resistors available. See the device-specific data sheet for detailed information on what features are supported for a specific pin.




Figure 8-3. Superset Input/Output Diagram



## 8.31 Serial Wire Debug Interface

A serial wire debug (SWD) two-wire interface is provided via an Arm compatible serial wire debug port (SW-DP) to enable access to multiple debug functions within the device. For a complete description of the debug functionality offered on MSPM0 devices, see the debug chapter of the technical reference manual.

Table 8-12. Serial Wire Debug Pin Requirements and Functions

| DEVICE SIGNAL | DIRECTION    | SWD FUNCTION                             |
|---------------|--------------|--|
| SWCLK         | Input        | Serial wire clock from debug probe       |
| SWDIO         | Input/Output | Bi-directional (shared) serial wire data |

## 8.32 Bootstrap Loader (BSL)

The bootstrap loader (BSL) enables configuration of the device as well as programming of the device memory through a UART or I2C serial interface. Access to the device memory and configuration through the BSL is protected by a 256-bit user-defined password, and it is possible to completely disable the BSL in the device configuration, if desired. The BSL is enabled by default from TI to support use of the BSL for production programming.

A minimum of two pins are required to use the BSL: the BSLRX and BSLTX signals (for UART), or the BSLSCL and BSLSDA signals (for I<sup>2</sup>C). Additionally, one or two additional pins (BSL\_invoke and NRST) may be used for controlled invocation of the bootloader by an external host.

If enabled, the BSL may be invoked (started) in the following ways:

- The BSL is invoked during the boot process if the BSL\_invoke pin state matches the defined BSL\_invoke logic level. If the device fast boot mode is enabled, this invocation check is skipped. An external host can force the device into the BSL by asserting the invoke condition and applying a reset pulse to the NRST pin to trigger a BOOTRST, after which the device will verify the invoke condition during the reboot process and start the BSL if the invoke condition matches the expected logic level.
- The BSL is automatically invoked during the boot process if the reset vector and stack pointer are left unprogrammed. As a result, a blank device from TI will invoke the BSL during the boot process without any need to provide a hardware invoke condition on the BSL\_invoke pin. This enables production programming using just the serial interface signals.
- The BSL may be invoked at runtime from application software by issuing a SYSRST with BSL entry command.

Table 8-13. BSL Pin Requirements and Functions

| DEVICE SIGNAL | CONNECTION  | BSL FUNCTION  |  |  |  |  |
|---------------|---|---|--|--|--|--|
| BSLRX         | Required for UART   | UART receive signal (RXD), an input   |  |  |  |  |
| BSLTX         | Required for UART   | UART transmit signal (TXD) an output  |  |  |  |  |
| BSLSCL        | Required for I2C  | I <sup>2</sup> C BSL clock signal (SCL)   |  |  |  |  |
| BSLSDA        | Required for I2C  | I <sup>2</sup> C BSL data signal (SDA)  |  |  |  |  |
| BSL_invoke    | BSL_invoke Optional Active-high digital input used to start the during boot |   |  |  |  |  |
| NRST          | Optional  | Active-low reset pin used to trigger a reset and subsequent check of the invoke signal (BSL_invoke) |  |  |  |  |

## 8.33 Device Factory Constants

All devices include a memory-mapped FACTORY region which provides read-only data describing the capabilities of a device as well as any factory-provided trim information for use by application software. Refer to the Factory Constants chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



#### Table 8-14. DEVICEID

DEVICEID address is 0x41C4.0004, PARTNUM is bit 12 to 27, MANUFACTURER is bit 1 to 11.

| DEVICE     | PARTNUM | MANUFACTURER |  |  |
|------------|---------|--------------|--|--|
| MSPM0L1116 | 0xBBB4  | 0x17         |  |  |
| MSPM0L1117 | 0xBBB4  | 0x17         |  |  |

#### Table 8-15. USERID

USERID address is 0x41C4.0008, PART is bit 0 to 15, VARIANT is bit 16 to 23

| Device          | Part   | Variant |
|-----------------|--------|---------|
| MSPM0L1116SRGER | 0xE284 | 0x77    |
| MSPM0L1116SRHBR | 0xE284 | 0x78    |
| MSPM0L1116SRGZR | 0xE284 | 0x79    |
| MSPM0L1116SPTR  | 0xE284 | 0x7A    |
| MSPM0L1117SRGER | 0xAF6C | 0xB0    |
| MSPM0L1117SRHBR | 0xAF6C | 0xB1    |
| MSPM0L1117SRGZR | 0xAF6C | 0xB2    |
| MSPM0L1117SPTR  | 0xAF6C | 0xB3    |

#### 8.34 Identification

#### **Revision and Device Identification**

The hardware revision and device identification values are stored in the memory-mapped FACTORY region (see the Device Factory Constants section) which provides read-only data describing the capabilities of a device as well as any factory-provided trim information for use by application software. For more information, see the Factory Constants chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

The device revision and identification information are also included as part of the top-side marking on the device package. The device-specific errata describes these markings (see Section 10.3).



# 9 Applications, Implementation, and Layout

## 9.1 Typical Application

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1.1 Schematic

TI recommends connecting a combination of a  $10\mu\text{F}$  and a  $0.1\mu\text{F}$  low-ESR ceramic decoupling capacitor across the VDD and VSS pins, as well as placing these capacitors as close as possible to the supply pins that they decouple (within a few millimeters) to achieve a minimal loop area. The  $10\mu\text{F}$  bulk decoupling capacitor is a recommended value for most applications, but this capacitance may be adjusted if needed based upon the PCB design and application requirements. For example, larger bulk capacitors can be used, but this can affect the supply rail ramp-up time.

The NRST reset pin must be pulled up to VDD (supply level) for the device to release from RESET state and start the boot process. TI recommends connecting an external  $47k\Omega$  pullup resistor with a 10nF pulldown capacitor for most applications, enabling the NRST pin to be controlled by another device or a debug probe.

The SYSOSC frequency correction loop (FCL) circuit utilizes an external  $100k\Omega$  with 0.1% tolerance resistor with a temperature coefficient (TCR) of 25ppm/C or better populated between the ROSC pin and VSS. This resistor establishes a reference current to stabilize the SYSOSC frequency through a correction loop. This resistor is required if the FCL feature is used for higher accuracy, and it is not required if the SYSOSC FCL is not enabled. When the FCL mode is not used, the PA2 pin may be used as a digital input/output pin.

A 0.47µF tank capacitor is required for the VCORE pin and must be placed close to the device with minimum distance to the device ground. Do not connect other circuits to the VCORE pin.

For the 5V-tolerant open drain (ODIO), a pullup resistor tied to a voltage reference (e.g 3.3V supply rail) is required to output high as the open drain IO only implement a low-side NMOS driver and no high-side PMOS driver.




Figure 9-1. Basic Application Schematic

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



## 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### 10.1 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP MCU devices and support tools. Each MSP MCU commercial family member has one of two prefixes: MSP or X. These prefixes represent evolutionary stages of product development from engineering prototypes (X) through fully qualified production devices (MSP).

**X or XMS** – Experimental device that is not necessarily representative of the final device's electrical specifications

MSP – Fully qualified production device

**X and XMS** devices are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes." MSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies. Predictions show that prototype devices (X) have a greater failure rate than the standard production devices. Tl recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature range, package type, and distribution format. Figure 10-1 provides a legend for reading the complete device name.




Figure 10-1. Device Nomenclature

Table 10-1. Device Nomenclature

| Processor Family    | MSP = Mixed-signal processor X, XMS = Experimental silicon |
|---------------------|--|
| MCU Platform        | M0 = Arm-based 32-bit M0+                                  |
| Product Family      | L = 32MHz frequency  |
| Device Subfamily    | 111x = ADC   |
| Internal Memory     | 6 = 64KB flash, 16KB SRAM<br>7 = 128KB flash, 16KB SRAM    |
| Temperature Range   | S = -40°C to 125°C   |
| Package Type        | See Section 5 and www.ti.com/packaging                     |
| Distribution Format | T = Small reel R = Large reel No marking = Tube or tray    |

For orderable part numbers of MSP devices in different package types, see the Package Option Addendum of this document, ti.com, or contact your TI sales representative.



#### 10.2 Tools and Software

#### **Design Kits and Evaluation Modules**

MSPM0 LaunchPad Development Kit: LP-MSPM0L1117

Empowers you to immediately start developing on the industry's best integrated analog and most cost-optimized general purpose MSPM0 MCU family. Exposes all device pins and functionality; includes some built-in circuitry, out-of-box software demos, and on-board XDS110 debug probe for programming, debugging, and EnergyTrace<sup>™</sup> technology.

The LaunchPad ecosystem includes dozens of BoosterPack™ stackable plug-in

modules to extend functionality.

#### **Embedded Software**

MSPM0 Software Development Kit (SDK)

Contains software drivers, middleware libraries, documentation, tools, and code examples that create a familiar and easy user experience for all MSPM0 devices.

## **Software Development Tools**

TI Cloud Tools

Start your evaluation and development on a web browser without any installation.

Cloud tools also have a downloadable, offline version.

TI Resource Explorer

Online portal to TI SDKs. Accessible in CCS IDE or in TI Cloud Tools.

SysConfig

Intuitive GUI to configure device and peripherals, resolve system conflicts, generate configuration code, and automate pin mux settings. Accessible in CCS IDE or in TI

Cloud Tools. (offline version)

MSP Academy

Great starting point for all developers to learn about the MSPM0 MCU Platform with

training modules that span a wide range of topics. Part of TIRex.

**GUI Composer** 

GUIs that simplify evaluation of certain MSPM0 features, such as configuring and monitoring a fully integrated analog signal chain without any code needed.

IDE and compiler tool chains

Code Composer Studio™

(CCS)

Code Composer Studio is an integrated development environment (IDE) for TI's microcontrollers and processors. It comprises a suite of tools used to develop and debug embedded applications. CCS is completely free to use and is available on

Eclipse and Theia frameworks.

IAR Embedded Workbench® IDE

IAR Embedded Workbench for Arm delivers a complete development toolchain for building and debugging embedded applications for MSPM0. The included IAR C/C++ Compiler generates highly optimized code for your application, and the C-SPY Debugger is a fully integrated debugger for source and disassembly level debugging with support for complex code and data breakpoint.

Keil® MDK IDE

Arm Keil MDK is a complete debugger and C/C++ compiler toolchain for building and debugging embedded applications for MSPM0. Keil MDK includes a fully integrated debugger for source and disassembly level debugging. MDK provides full CMSIS compliance.

TI Arm-Clang

TI Arm Clang is included in the Code Composer Studio IDE.

Chain

GNU Arm Embedded Tool The MSPM0 SDK supports development using the open-source Arm GNU Toolchain. Arm GCC is supported by Code Composer Studio IDE (CCS).

## 10.3 Documentation Support

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Notifications to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.



The following documents describe the MSPM0 MCUs. Copies of these documents are available on the Internet at www.ti.com.

#### **Technical Reference Manual**

MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual This manual describes the modules and peripherals of the MSPM0L family of devices. Each description presents the module or peripheral in a general sense. Not all features and functions of all modules or peripherals are present on all devices. In addition, modules or peripherals can differ in their exact implementation on different devices. Pin functions, internal signal connections, and operational parameters differ from device to device. See the device-specific data sheet for these details.

## 10.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.5 Trademarks

LaunchPad<sup>™</sup>, Code Composer Studio<sup>™</sup>, TI E2E<sup>™</sup>, EnergyTrace<sup>™</sup>, and BoosterPack<sup>™</sup> are trademarks of Texas Instruments.

Arm® and Cortex® are registered trademarks of Arm Limited.

All trademarks are the property of their respective owners.

#### 10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 10.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| DATE          | REVISION | NOTES           |
|---------------|----------|-----------------|
| December 2024 | *        | Initial release |



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated




**RGE0024B** 

## **PACKAGE OUTLINE**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




## **EXAMPLE BOARD LAYOUT**

# **RGE0024B**

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **EXAMPLE STENCIL DESIGN**

# **RGE0024B**

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


**RHB0032E** 



# **PACKAGE OUTLINE**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




## **EXAMPLE BOARD LAYOUT**

# **RHB0032E**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **EXAMPLE STENCIL DESIGN**

# **RHB0032E**

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com 25-Dec-2024

#### PACKAGING INFORMATION

| Orderable Device      | Status (1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan | Lead finish/<br>Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|-----------------------|------------|--------------|--------------------|------|----------------|----------|-------------------------------|---------------|--------------|-------------------------|---------|
| \(\(\text{1.01.101}\) | 4.070.75   |              |                    |      |                |          | (6)                           | 0 11 771      | 10 . 10=     |                         |         |
| XMSM0L1117SPTR        | ACTIVE     | LQFP         | PT                 | 48   | 1000           | TBD      | Call TI                       | Call TI       | -40 to 125   |                         | Samples |
| XMSM0L1117SRGER       | ACTIVE     | VQFN         | RGE                | 24   | 5000           | TBD      | Call TI                       | Call TI       | -40 to 125   |                         | Samples |
|                       |            |              |                    |      |                |          |                               |               |              |                         | 1       |
| XMSM0L1117SRGZR       | ACTIVE     | VQFN         | RGZ                | 48   | 3000           | TBD      | Call TI                       | Call TI       | -40 to 125   |                         | Samples |
| XMSM0L1117SRHBR       | ACTIVE     | VQFN         | RHB                | 32   | 5000           | TBD      | Call TI                       | Call TI       | -40 to 125   |                         | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# PACKAGE OPTION ADDENDUM

www.ti.com 25-Dec-2024

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A



7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224671/A





LOW PROFILE QUAD FLATPACK




## NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC registration MS-026.
   This may also be a thermally enhanced plastic package with leads conected to the die pads.



LOW PROFILE QUAD FLATPACK




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



LOW PROFILE QUAD FLATPACK



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated