

OPAx863A 高精度、105MHz、レール ツー レール入出力アンプ

1 特長

- ゲイン帯域幅積: 50MHz
- 高精度:
 - 入力オフセット電圧: 95 μ V (最大値)
 - オフセットドリフト: 1.2 μ V/°C (最大値)
- 低消費電力:
 - 静止電流: 800 μ A/チャンネル (代表値)
 - 電源電圧: 2.7V~12.6V
- 入力電圧ノイズ: 6.3nV/ \sqrt Hz
- スルーレート: 100V/ μ s
- レール ツー レール入出力
- HD₂ および HD₃:
 - 20kHz で -129dBc および -138dBc (2V_{PP})
- 動作温度範囲: -40°C~+125°C
- その他の機能:
 - 過負荷電力制限
 - 出力短絡保護

2 アプリケーション

- 低消費電力の SAR および $\Delta\Sigma$ ADC ドライバ
- ADC リファレンス バッファ
- ローサイド電流センシング
- フォトダイオード TIA インターフェイス
- 誘導性センシング
- バッテリー駆動の計測機器
- ゲインおよびアクティブ フィルタ段

3 概要

OPA863A および OPA2863A デバイス (OPAx863A) は、低消費電力、ユニティゲイン安定、レール ツー レール入出力、電圧帰還型のオペアンプです。これらのデバイスは、最大入力オフセット電圧 95 μ V、オフセットドリフト 1.2 μ V/°C で高精度の性能を発揮するようにパッケージで調整されており、全温度範囲で高精度の測定を行えます。


チャンネルあたりの消費電力がわずか 800 μ A の OPAx863A は、ゲイン帯域幅積が 50MHz、スルーレートが 100V/ μ s、電圧ノイズ密度が 6.3nV/ \sqrt Hz です。2.7V 電源で動作するレール ツー レール入力段は、携帯型バッテリー駆動アプリケーションに便利です。レール ツー レール入力段は、全入力同相電圧範囲にわたってゲイン帯域幅積とノイズに対してよく調整されているため、広い入力ダイナミックレンジで優れた性能を実現します。

OPAx863A は、飽和出力での静止電流 I_Q の増加を抑えるため過負荷電力制限機能を備えており、電力が問題となるバッテリー駆動システムでの過剰な電力消費を防止できます。出力段は短絡保護されており、これらのデバイスは耐久性が求められる環境に対応しています。


製品情報

部品番号 (1)	チャンネル数	パッケージ (2)
OPA863A	シングル	DBV (SOT-23, 5)
OPA2863A	デュアル	D (SOIC, 8) ⁽³⁾
		DGK (VSSOP, 8) ⁽³⁾
		DSN (USON, 10)

- (1) セクション 4 を参照してください。
- (2) 詳細については、セクション 11 を参照してください。
- (3) プレビュー情報 (量産データではありません)。



OPAx863A を高精度 SAR ADC 入力ドライバとして使用



低い入力オフセット電圧ドリフトで高精度の性能



Table of Contents

1 特長	1	7.2 Functional Block Diagram.....	19
2 アプリケーション	1	7.3 Feature Description.....	20
3 概要	1	7.4 Device Functional Modes.....	21
4 Device Comparison Table	2	8 Application and Implementation	22
5 Pin Configuration and Functions	3	8.1 Application Information.....	22
6 Specifications	4	8.2 Typical Applications.....	22
6.1 Absolute Maximum Ratings.....	4	8.3 Power Supply Recommendations.....	24
6.2 ESD Ratings.....	4	8.4 Layout.....	24
6.3 Recommended Operating Conditions.....	4	9 Device and Documentation Support	26
6.4 Thermal Information OPA863A.....	5	9.1 Documentation Support.....	26
6.5 Thermal Information OPA2863A.....	5	9.2 ドキュメントの更新通知を受け取る方法.....	26
6.6 Electrical Characteristics $V_S = \pm 5\text{ V}$	6	9.3 サポート・リソース.....	26
6.7 Electrical Characteristics $V_S = 3\text{ V}$	8	9.4 Trademarks.....	26
6.8 Typical Characteristics: $V_S = \pm 5\text{ V}$	10	9.5 静電気放電に関する注意事項.....	26
6.9 Typical Characteristics: $V_S = 3\text{ V}$	15	9.6 用語集.....	26
6.10 Typical Characteristics: $V_S = 3\text{ V to }10\text{ V}$	17	10 Revision History	26
7 Detailed Description	19	11 Mechanical, Packaging, and Orderable Information	26
7.1 Overview.....	19		

4 Device Comparison Table

DEVICE	$\pm V_S$ (V)	I_Q /CHANNEL (mA)	GBWP (MHz)	SLEW RATE (V/ μ s)	VOLTAGE NOISE (nV/ $\sqrt{\text{Hz}}$)	AMPLIFIER DESCRIPTION
OPAx863A	± 6.3	0.80	50	100	6.3	Unity-gain stable RRIO bipolar amplifier
LMH6643	± 6.4	2.7	65	130	17	Unity-gain stable NRI/RRO bipolar amplifier
OPA810	± 13.5	3.6	70	200	6.3	Unity-gain stable RRIO FET-input amplifier
OPA837	± 2.7	0.6	50	105	4.7	Unity-gain stable NRI/RRO bipolar amplifier
OPA607	± 2.75	0.9	50	24	3.8	Decompensated gain of 6 V/V stable CMOS amplifier

5 Pin Configuration and Functions




図 5-1. OPA863A DBV Package, 5-Pin SOT-23 (Top View)

表 5-1. Pin Functions: OPA863A

PIN		TYPE	DESCRIPTION
NAME	NO.		
VIN+	3	Input	Noninverting input pin
VIN-	4	Input	Inverting input pin
VOUT	1	Output	Output pin
VS-	2	Power	Negative power-supply pin
VS+	5	Power	Positive power-supply pin




図 5-2. OPA2863A D Preview Package, 8-Pin SOIC and DGK Preview Package, 8-Pin VSSOP (Top View)




図 5-3. OPA2863A DSN Package, 10-Pin USON With Exposed Thermal Pad (Top View)

表 5-2. Pin Functions: OPA2863A

NAME	PIN NO.		TYPE	DESCRIPTION
	D (SOIC), DGK (VSSOP)	DSN (USON)		
PD1	—	5	Input	Amplifier 1 power down. Low = disabled, high = enabled
PD2	—	6	Input	Amplifier 2 power down. Low = disabled, high = enabled
VIN1-	2	2	Input	Amplifier 1 inverting input pin
VIN1+	3	3	Input	Amplifier 1 noninverting input pin
VIN2-	6	8	Input	Amplifier 2 inverting input pin
VIN2+	5	7	Input	Amplifier 2 noninverting input pin
VOUT1	1	1	Output	Amplifier 1 output pin
VOUT2	7	9	Output	Amplifier 2 output pin
VS-	4	4	Power	Negative power-supply pin
VS+	8	10	Power	Positive power-supply pin
Thermal pad	—	Thermal pad	—	Thermal pad. Electrically isolated from the device. Connect to a heat-spreading plane, typically ground.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{S-} to V_{S+}	Supply voltage		13	V
	Supply turn-on/off maximum dV/dt		1	V/ μ s
V_I	Input voltage	$V_{S-} - 0.5$	$V_{S+} + 0.5$	V
V_{ID}	Differential input voltage		± 1	V
I_I	Continuous input current ⁽²⁾		± 10	mA
I_O	Continuous output current ⁽³⁾		± 30	mA
	Continuous power dissipation	See Thermal Information		
T_J	Junction temperature		150	$^{\circ}$ C
T_A	Operating ambient temperature	-40	125	$^{\circ}$ C
T_{stg}	Storage temperature	-65	150	$^{\circ}$ C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Continuous input current limit for both the ESD diodes to the supply pins and amplifier differential input clamp diode. The differential input clamp diodes limit the voltage between the two inputs to 1 V with this continuous input current flowing through these diodes.
- (3) Long-term continuous current for electromigration limits.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 2000
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	± 1000

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{S-} to V_{S+}	Total supply voltage	2.7	10	12.6	V
T_A	Ambient temperature	-40	25	125	$^{\circ}$ C

6.4 Thermal Information OPA863A

THERMAL METRIC ⁽¹⁾		OPA863A	
		DBV (SOT-23)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	191.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	122.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	91.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	65.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	91.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Thermal Information OPA2863A

THERMAL METRIC ⁽¹⁾		OPA2863A			UNIT
		D (SOIC)	DGK (VSSOP)	DSN (USON)	
		8 PINS	8 PINS	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	120.0	180.3	52.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	63.3	67.5	41.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	63.2	101.9	25.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	17.2	9.8	0.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	62.5	100.1	25.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	8.1	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.6 Electrical Characteristics $V_S = \pm 5\text{ V}$

at $G = 1\text{ V/V}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$, otherwise $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ referenced to mid-supply, input and output common-mode is at mid-supply, and $T_A \cong 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PERFORMANCE						
SSBW	Small-signal bandwidth	$V_{OUT} = 20\text{ mV}_{PP}$, $G = 1$		105		MHz
GBWP	Gain-bandwidth product			50		MHz
LSBW	Large-signal bandwidth	$V_{OUT} = 2\text{ V}_{PP}$		14		MHz
	Bandwidth for 0.1-dB flatness	$V_{OUT} = 20\text{ mV}_{PP}$		15		MHz
SR	Slew rate	$V_{OUT} = 2\text{-V step}$		100		V/ μs
	Rise, fall time	$V_{OUT} = 200\text{-mV step}$		9		ns
	Settling time	To 0.1%, $V_{OUT} = 2\text{-V step}$		50		ns
		To 0.01%, $V_{OUT} = 2\text{-V step}$		70		
	Overshoot and undershoot	$V_{OUT} = 2\text{-V step}$		1		%
	Overdrive recovery time	$G = -1$, 0.5-V overdrive beyond supplies		70		ns
		$G = 1$, 0.5-V overdrive beyond supplies		90		
HD2	Second-order harmonic distortion	$f = 20\text{ kHz}$, $V_{OUT} = 2\text{ V}_{PP}$		-129		dBc
HD3	Third-order harmonic distortion	$f = 20\text{ kHz}$, $V_{OUT} = 2\text{ V}_{PP}$		-138		dBc
HD2	Second-order harmonic distortion	$f = 100\text{ kHz}$, $V_{OUT} = 2\text{ V}_{PP}$		-107		dBc
HD3	Third-order harmonic distortion	$f = 100\text{ kHz}$, $V_{OUT} = 2\text{ V}_{PP}$		-125		dBc
e_N	Input voltage noise			6.3		nV/ $\sqrt{\text{Hz}}$
i_N	Input current noise			0.5		pA/ $\sqrt{\text{Hz}}$
	Closed-loop output impedance	$f = 1\text{ MHz}$		0.2		Ω
	Channel-to-channel crosstalk	$f = 1\text{ MHz}$, $V_{OUT} = 2\text{ V}_{PP}$		-120		dBc
DC PERFORMANCE						
A_{OL}	Open-loop voltage gain	$V_{OUT} = \pm 2.5\text{ V}$	110	128		dB
V_{OS}	Input-referred offset voltage		-95	± 10	95	μV
	Input offset voltage drift	$T_A = -40^\circ\text{C to } +125^\circ\text{C}$	-1.2	± 0.3	1.2	$\mu\text{V}/^\circ\text{C}$
	Input bias current	$T_A \cong 25^\circ\text{C}$		0.3	0.73	μA
		$T_A = -40^\circ\text{C to } +85^\circ\text{C}$			1.2	
		$T_A = -40^\circ\text{C to } +125^\circ\text{C}$			1.6	
	Input bias current drift	$T_A = -40^\circ\text{C to } +125^\circ\text{C}$		± 3		nA/ $^\circ\text{C}$
	Input offset current		-30	± 10	30	nA
INPUT						
	Input common-mode voltage		$V_{S-} - 0.2$		$V_{S+} + 0.2$	V
CMRR	Common-mode rejection ratio	$V_{CM} = V_{S-} - 0.2\text{ V to } V_{S+} - 1.6\text{ V}$	95	120		dB
	Input impedance common-mode			650 0.8		M Ω pF
	Input impedance differential mode			200 0.5		k Ω pF
OUTPUT						
V_{OL}	Output voltage, low	$T_A \cong 25^\circ\text{C}$		$V_{S-} + 0.14$	$V_{S-} + 0.2$	V
		$T_A = -40^\circ\text{C to } +125^\circ\text{C}$		$V_{S-} + 0.15$	$V_{S-} + 0.22$	
V_{OH}	Output voltage, high	$T_A \cong 25^\circ\text{C}$	$V_{S+} - 0.2$	$V_{S+} - 0.14$		V
		$T_A = -40^\circ\text{C to } +125^\circ\text{C}$	$V_{S+} - 0.2$	$V_{S+} - 0.15$		
	Linear output drive (sourcing and sinking)	$V_{OUT} = \pm 2.5\text{ V}$, $\Delta V_{OS} < 1\text{ mV}^{(1)}$	23	30		mA
	Short-circuit current			45		mA

6.6 Electrical Characteristics $V_S = \pm 5\text{ V}$ (続き)

at $G = 1\text{ V/V}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$, otherwise $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ referenced to mid-supply, input and output common-mode is at mid-supply, and $T_A \cong 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
I_Q	Quiescent current per amplifier	$T_A \cong 25^\circ\text{C}$		800	925	μA
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			1040	
PSRR	Power-supply rejection ratio	$\Delta V_S = \pm 2\text{ V}^{(2)}$	100	120		dB
POWER DOWN						
	Enable voltage threshold	Specified <i>on</i> when $> V_{S+} - 0.5\text{ V}$			4.5	V
	Disable voltage threshold	Specified <i>off</i> when $< V_{S+} - 1.5\text{ V}$	3.5			V
	Power-down quiescent current per channel	$V_{PD} \leq V_{S+} - 1.5\text{ V}$		11	28	μA
		$V_{PD} \leq V_{S+} - 1.5\text{ V}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			35	
	Power-down pin bias current			1	2.5	μA
	Turn-on time delay			8		μs
	Turn-off time delay			3.5		μs
AUXILIARY INPUT STAGE						
	Gain-bandwidth product			50		MHz
	Input voltage noise			6.3		$\text{nV}/\sqrt{\text{Hz}}$
	Input current noise			0.5		$\text{pA}/\sqrt{\text{Hz}}$
	Input-referred offset voltage		-95	± 10	95	μV
	Input bias current	$T_A \cong 25^\circ\text{C}$		0.2	0.6	μA
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		0.2	1.3	
	Common-mode rejection ratio	$V_{CM} = 4.1\text{ V}$ to 5.2 V		120		dB
	Power supply rejection ratio	$\Delta V_S = \pm 0.6\text{ V}$		120		dB

- (1) Change in input offset voltage from no-load condition.
- (2) Change in supply voltage from the default test condition with only one of the positive or negative supplies changing corresponding to +PSRR and -PSRR.

6.7 Electrical Characteristics $V_S = 3\text{ V}$

at $G = 1\text{ V/V}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$, otherwise $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ connected to 1 V , input and output $V_{CM} = 1\text{ V}$, and $T_A \cong 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PERFORMANCE						
SSBW	Small-signal bandwidth	$V_{OUT} = 20\text{ mV}_{PP}$, $G = 1$		85		MHz
GBWP	Gain-bandwidth product			50		MHz
LSBW	Large-signal bandwidth	$V_{OUT} = 1\text{ V}_{PP}$		23		MHz
	Bandwidth for 0.1-dB flatness	$V_{OUT} = 20\text{ mV}_{PP}$		10		MHz
SR	Slew rate	$V_{OUT} = 1\text{-V step}$		53		V/ μs
	Rise, fall time	$V_{OUT} = 200\text{-mV step}$		10		ns
	Settling time	To 0.1%, $V_{OUT} = 1\text{-V step}$		58		ns
		To 0.01%, $V_{OUT} = 1\text{-V step}$		90		
	Overshoot	$V_{OUT} = 1\text{-V step}$		2		%
	Undershoot	$V_{OUT} = 1\text{-V step}$		16		%
	Overdrive recovery time	$G = -1$, 0.5-V overdrive beyond supplies		85		ns
		$G = 1$, 0.5-V overdrive beyond supplies		130		
HD2	Second-order harmonic distortion	$f = 20\text{ kHz}$, $V_{OUT} = 1\text{ V}_{PP}$		-123		dBc
HD3	Third-order harmonic distortion	$f = 20\text{ kHz}$, $V_{OUT} = 1\text{ V}_{PP}$		-132		dBc
HD2	Second-order harmonic distortion	$f = 100\text{ kHz}$, $V_{OUT} = 1\text{ V}_{PP}$		-109		dBc
HD3	Third-order harmonic distortion	$f = 100\text{ kHz}$, $V_{OUT} = 1\text{ V}_{PP}$		-129		dBc
e_N	Input voltage noise			6.3		nV/ $\sqrt{\text{Hz}}$
i_N	Input current noise			0.5		pA/ $\sqrt{\text{Hz}}$
	Closed-loop output impedance	$f = 1\text{ MHz}$		0.2		Ω
	Channel-to-channel crosstalk	$f = 1\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$		-120		dBc
DC PERFORMANCE						
A_{OL}	Open-loop voltage gain	$V_{OUT} = 1\text{ V to } 2\text{ V}$	104	123		dB
V_{OS}	Input-referred offset voltage		-95	± 10	95	μV
	Input offset voltage drift	$T_A = -40^\circ\text{C to } +125^\circ\text{C}$	-1.2	± 0.3	1.2	$\mu\text{V}/^\circ\text{C}$
	Input bias current	$T_A \cong 25^\circ\text{C}$		0.3	0.73	μA
		$T_A = -40^\circ\text{C to } +85^\circ\text{C}$			1.2	
		$T_A = -40^\circ\text{C to } +125^\circ\text{C}$			1.56	
	Input bias current drift	$T_A = -40^\circ\text{C to } +125^\circ\text{C}$		± 3		nA/ $^\circ\text{C}$
	Input offset current		-30	± 10	30	nA
INPUT						
	Input common-mode voltage		$V_{S-}-0.2$		$V_{S+}+0.2$	V
CMRR	Common-mode rejection ratio	$V_{CM} = V_{S-} - 0.2\text{ V to } V_{S+} - 1.6\text{ V}$	92	115		dB
	Input impedance common-mode			360 0.9		M Ω pF
	Input impedance differential mode			200 0.5		k Ω pF
OUTPUT						
V_{OL}	Output voltage, low	$T_A \cong 25^\circ\text{C}$		$V_{S-} + 0.13$	$V_{S-} + 0.15$	V
		$T_A = -40^\circ\text{C to } +125^\circ\text{C}$		$V_{S-} + 0.13$	$V_{S-} + 0.16$	
V_{OH}	Output voltage, high	$T_A \cong 25^\circ\text{C}$	$V_{S+}-0.15$	$V_{S+}-0.13$		V
		$T_A = -40^\circ\text{C to } +125^\circ\text{C}$	$V_{S+}-0.15$	$V_{S+}-0.13$		
	Linear output drive (sourcing and sinking)	$V_{OUT} = \pm 0.7\text{ V}$, $\Delta V_{OS} < 1\text{ mV}^{(1)}$	23	33		mA
	Short-circuit current			45		mA

6.7 Electrical Characteristics $V_S = 3\text{ V}$ (続き)

at $G = 1\text{ V/V}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$, otherwise $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ connected to 1 V , input and output $V_{CM} = 1\text{ V}$, and $T_A \cong 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
I_Q	Quiescent current per amplifier	$T_A \cong 25^\circ\text{C}$		770	890	μA
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			995	
PSRR	Power-supply rejection ratio	$\Delta V_S = \pm 1\text{ V}^{(2)}$	100	120		dB
POWER DOWN						
	Enable voltage threshold	Specified <i>on</i> when $> V_{S+} - 0.5\text{ V}$			2.5	V
	Disable voltage threshold	Specified <i>off</i> when $< V_{S+} - 1.5\text{ V}$	1.5			V
	Power-down quiescent current per channel	$V_{PD} \leq V_{S+} - 1.5\text{ V}$		8.5	20	μA
		$V_{PD} \leq V_{S+} - 1.5\text{ V}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			30	
	Power-down pin bias current			1	2.5	μA
	Turn-on time delay			8		μs
	Turn-off time delay			3.5		μs
AUXILIARY INPUT STAGE						
	Gain-bandwidth product			50		MHz
	Input voltage noise			6.3		$\text{nV}/\sqrt{\text{Hz}}$
	Input current noise			0.5		$\text{pA}/\sqrt{\text{Hz}}$
	Input-referred offset voltage		-95	± 10	95	μV
	Input bias current	$T_A \cong 25^\circ\text{C}$		0.2	0.6	μA
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		0.4	1.2	
	Common-mode rejection ratio	$V_{CM} = 2.1\text{ V}$ to 3.2 V		115		dB
	Power supply rejection ratio	$\Delta V_S = \pm 0.6\text{ V}$		115		dB

- (1) Change in input offset voltage from no-load condition.
- (2) Change in supply voltage from the default test condition with only one of the positive or negative supplies changing corresponding to +PSRR and -PSRR.

6.8 Typical Characteristics: $V_S = \pm 5\text{ V}$

at $V_{S+} = 5\text{ V}$, $V_{S-} = -5\text{ V}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$; otherwise, $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ referenced to mid-supply, $G = 1\text{ V/V}$, input and output referenced to mid-supply, and $T_A \cong 25^\circ\text{C}$ (unless otherwise noted)




Figure 6-1. Small-Signal Frequency Response vs Gain




Figure 6-2. Small-Signal Frequency Response vs Output Load




Figure 6-3. Frequency Response vs Load Capacitance




Figure 6-4. Frequency Response vs Output Voltage




Figure 6-5. Large-Signal Frequency Response vs Gain










Figure 6-6. Harmonic Distortion vs Frequency


6.8 Typical Characteristics: $V_S = \pm 5\text{ V}$ (continued)

at $V_{S+} = 5\text{ V}$, $V_{S-} = -5\text{ V}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$; otherwise, $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ referenced to mid-supply, $G = 1\text{ V/V}$, input and output referenced to mid-supply, and $T_A \cong 25^\circ\text{C}$ (unless otherwise noted)




6.8 Typical Characteristics: $V_S = \pm 5\text{ V}$ (continued)


at $V_{S+} = 5\text{ V}$, $V_{S-} = -5\text{ V}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$; otherwise, $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ referenced to mid-supply, $G = 1\text{ V/V}$, input and output referenced to mid-supply, and $T_A \cong 25^\circ\text{C}$ (unless otherwise noted)



6-13. Input Bias Current vs Input Common-Mode Voltage




6-14. Output Voltage vs Load Current




Output saturated and then short-circuited to opposite supply

6-15. Output Short-Circuit Current vs Ambient Temperature




$\mu = 790\ \mu\text{A}$, $\sigma = 13.8\ \mu\text{A}$

6-16. Quiescent Current Distribution



$\mu = 265\ \text{nA}$, $\sigma = 18.6\ \text{nA}$

6-17. Input Bias Current Distribution




$\mu = 0.1\ \mu\text{V}$, $\sigma = 9.1\ \mu\text{V}$

6-18. Input Offset Voltage Distribution


6.8 Typical Characteristics: $V_S = \pm 5\text{ V}$ (continued)

at $V_{S+} = 5\text{ V}$, $V_{S-} = -5\text{ V}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$; otherwise, $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ referenced to mid-supply, $G = 1\text{ V/V}$, input and output referenced to mid-supply, and $T_A \cong 25^\circ\text{C}$ (unless otherwise noted)




80 units, $\mu = 0.01\ \mu\text{V}/^\circ\text{C}$, $\sigma = 0.29\ \mu\text{V}/^\circ\text{C}$, DSN package

FIG 6-19. Input Offset Voltage Drift Distribution




50 units, $\mu = -0.12\ \mu\text{V}/^\circ\text{C}$, $\sigma = 0.31\ \mu\text{V}/^\circ\text{C}$, DBV-5 package

FIG 6-20. Input Offset Voltage Drift Distribution




35 units

FIG 6-21. Quiescent Current vs Ambient Temperature




35 units

FIG 6-22. Input Bias Current vs Ambient Temperature



Normalized to 25°C values, 35 units, DSN package

FIG 6-23. Input Offset Voltage vs Ambient Temperature



$\mu = 9.3\ \mu\text{A}$, $\sigma = 0.32\ \mu\text{A}$

FIG 6-24. Power-Down Quiescent Current Distribution

6.8 Typical Characteristics: $V_S = \pm 5\text{ V}$ (continued)

at $V_{S+} = 5\text{ V}$, $V_{S-} = -5\text{ V}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$; otherwise, $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ referenced to mid-supply, $G = 1\text{ V/V}$, input and output referenced to mid-supply, and $T_A \cong 25^\circ\text{C}$ (unless otherwise noted)




图 6-25. Turn-On Time to DC Input




图 6-26. Turn-Off Time to DC Input






图 6-27. Power-Down I_Q vs Ambient Temperature

6.9 Typical Characteristics: $V_S = 3\text{ V}$


at $V_{S+} = 3\text{ V}$, $V_{S-} = 0\text{ V}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$, otherwise $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ connected to 1 V , $G = 1\text{ V/V}$, input and output $V_{CM} = 1\text{ V}$, and $T_A \cong 25^\circ\text{C}$ (unless otherwise noted)




6-28. Small-Signal Frequency Response vs Gain




6-29. Harmonic Distortion vs Frequency




6-30. Small-Signal Transient Response



6-31. Large-Signal Transient Response



6-32. Input Offset Voltage vs Input Common-Mode Voltage



6-33. Input Bias Current vs Input Common-Mode Voltage

6.9 Typical Characteristics: $V_S = 3\text{ V}$ (continued)

at $V_{S+} = 3\text{ V}$, $V_{S-} = 0\text{ V}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$, otherwise $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ connected to 1 V , $G = 1\text{ V/V}$, input and output $V_{CM} = 1\text{ V}$, and $T_A \cong 25^\circ\text{C}$ (unless otherwise noted)




图 6-34. Output Voltage vs Load Current




图 6-35. Output Short-Circuit Current vs Ambient Temperature




图 6-36. Turn-On Time to DC Input




图 6-37. Turn-Off Time to DC Input




图 6-38. Power-Down Quiescent Current Distribution




图 6-39. Power-Down I_Q vs. Ambient Temperature

6.10 Typical Characteristics: $V_S = 3\text{ V to }10\text{ V}$

at $V_{OUT} = 2 V_{PP}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$, otherwise $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ referenced to mid-supply, $G = 1\text{ V/V}$, input and output referenced to mid-supply, and $T_A \cong 25^\circ\text{C}$ (unless otherwise noted)




Figure 6-40. Open-Loop Gain and Phase vs Frequency




Figure 6-41. Frequency Response vs Supply Voltage




Figure 6-42. Input Voltage Noise Density vs Frequency




Figure 6-43. Input Current Noise Density vs Frequency




Figure 6-44. Common-Mode Rejection Ratio vs Frequency




Figure 6-45. Power Supply Rejection Ratio vs Frequency

6.10 Typical Characteristics: $V_S = 3\text{ V to }10\text{ V}$ (continued)

at $V_{OUT} = 2 V_{PP}$, $R_F = 0\ \Omega$ for $G = 1\text{ V/V}$, otherwise $R_F = 1\text{ k}\Omega$ for other gains, $C_L = 1\text{ pF}$, $R_L = 2\text{ k}\Omega$ referenced to mid-supply, $G = 1\text{ V/V}$, input and output referenced to mid-supply, and $T_A \cong 25^\circ\text{C}$ (unless otherwise noted)




图 6-46. Open-Loop Output Impedance vs Frequency




图 6-47. Crosstalk vs Frequency
DSN package

7 Detailed Description


7.1 Overview

The OPAx863A bipolar voltage-feedback amplifiers offer a 50-MHz gain-bandwidth product with a proprietary in-package trim technology for high-precision performance with a maximum 95- μV input offset voltage and 1.2- $\mu\text{V}/^\circ\text{C}$ offset drift. The OPAx863A are low-power, rail-to-rail input and output (RRIO) operational amplifiers with a voltage noise density of 6.3 nV/ $\sqrt{\text{Hz}}$ and a 1/f noise corner at 25 Hz. The OPAx863A work with a wide-supply voltage range of 2.7 V to 12.6 V and consume only 800 μA of quiescent current. The OPAx863A operate with a 2.7-V supply, are RRIO capable, consume low power, and offer a power-down mode, which makes them an excellent amplifier choice for 3.3-V or lower voltage applications that need excellent ac performance. The main and auxiliary input stages of the amplifier are matched for gain bandwidth product (GBW), noise, and offset voltage, and designed for applications that require a wide dynamic input range and good SNR.

The device includes an overload power limit feature that limits the increase in quiescent current with overdriven and saturated outputs to either of the supply rails. For more details of this overload power limit feature, see [セクション 7.3.2.1](#). The amplifier output is protected against short-circuit fault conditions.

The OPAx863A feature a power-down mode (PD) with a PD quiescent current of 20 μA (maximum) with a 3-V supply, and a turn-on and turn-off time less than 8 μs .

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Input Stage

The OPAx863A include a rail-to-rail input stage. The main stage differential pair using PNP bipolar transistors operates for common-mode input voltages from $V_{S-} - 0.2\text{ V}$ to $V_{S+} - 1.6\text{ V}$. The amplifier inputs transition into the auxiliary stage using NPN transistors for common-mode input voltages from $V_{S+} - 1.6\text{ V}$ till $V_{S+} + 0.2\text{ V}$. The PNP and NPN input stages offer a gain-bandwidth product of 50 MHz and a voltage noise density of 6.3 nV/ $\sqrt{\text{Hz}}$. The offset voltage for the two input stages is matched to lie within the device specifications. The auxiliary NPN input stage does not use the slew-boost circuit during large-signal transient response. The input bias current for the PNP and NPN input stages is opposite in polarity, which adds an additional offset based on the values of the gain-setting and feedback resistors. A common-mode input voltage transition between these input stages causes a crossover distortion that must be considered in high-frequency applications requiring excellent linearity. Limit the common-mode input voltage to $V_{S+} - 1.6\text{ V}$ (maximum) for main-stage operation across process and ambient temperature.

The OPAx863A are bipolar amplifiers; therefore, the two inputs are protected with antiparallel back-to-back diodes between the inputs, which limits the maximum input differential voltage to 1 V. The amplifier is slew limited, and the two inputs are pulled apart up to 1 V when the antiparallel diodes begin to conduct in very fast input or output transient conditions. Make sure to use gain-setting and feedback resistors large enough to limit the current through these diodes in such conditions.

7.3.2 Output Stage

The OPAx863A feature a rail-to-rail output stage with possible signal swing from $V_{S-} + 0.2\text{ V}$ to $V_{S+} - 0.2\text{ V}$. Violating the output headroom of either supply causes output signal clipping and introduces distortion.

The OPAx863A integrate an output short-circuit protection circuit that makes the device rugged for use in real-world applications.

7.3.2.1 Overload Power Limit

During overload or fault conditions, bipolar rail-to-rail output (RRO) amplifiers consume excessive quiescent current (five to seven times) with saturated outputs. With saturated outputs, the output signal is clipped with much higher base current from output predriver stage which results in increase in device quiescent current. During this condition, the negative feedback control is disabled and an input differential voltage appears thereby resulting in an input overdrive. During input overdrive, the slew boost circuit engages causing increase in the tail current and hence the device quiescent current. This overall increase in quiescent current can cause excessive battery discharge in portable products shortening operating lifetime or disturb the thermal equilibrium causing irreversible damage due to increased system power dissipation in a multichannel design.

The OPAx863A includes an intelligent overload detection circuit that monitors for output saturation and limits the base drive from output predriver circuit and disables the slew boost circuit in this condition. 表 7-1 compares the increase in quiescent current with 500-mV input overdrive for OPAx863A devices and other voltage-feedback amplifiers without overload power limit.

表 7-1. Quiescent Current with Saturated Outputs

DEVICE	INPUT DIFFERENTIAL VOLTAGE	QUIESCENT CURRENT DURING OVERLOAD	INCREASE IN I_Q FROM STEADY-STATE CONDITION
OPAx863A with overload power limit	500 mV	1.4 mA	1.8 ×
Competitor amplifier without overload power limit	500 mV	4.05 mA	7.1 ×

7.3.3 ESD Protection

As [Figure 7-1](#) shows, all device pins are protected with internal ESD protection diodes to the power supplies. These diodes provide moderate protection to input overdrive voltages greater than the supplies. The protection diodes typically support 10-mA continuous input and output currents. Use series current limiting resistors if input voltages exceeding the supply voltages occur at the amplifier inputs, which makes sure that the current through the ESD diodes remains within the rated value. OPAx863A is a bipolar amplifier; therefore, the two inputs are protected with antiparallel, back-to-back diodes between the inputs that limits the maximum input differential voltage to approximately 1 V. Make sure to use gain-setting and feedback resistors large enough to limit the current through these diodes in fast slewing conditions.




Figure 7-1. Internal ESD Protection

7.4 Device Functional Modes

7.4.1 Power-Down Mode

The OPAx863A includes a power-down mode for low-power standby operation with a quiescent current of 8.5 μA (typical) and high output impedance. Many low-power systems are active for only a small time interval when the parameters of interest are measured and remain in low-power standby mode for a majority of the time, for an overall small average power consumption. The OPAx863A enables such low-power operation with quick turn-on within less than 8 μs . See the *Electrical Characteristics* tables for power-down pin control thresholds.

The OPAx863A is enabled with the $\overline{\text{PD}}$ pin driven to $V_{S+} - 0.5\text{ V}$ or greater. The device powers down if the $\overline{\text{PD}}$ pin is driven to $V_{S+} - 1.5\text{ V}$ or less with a driver device capable of sinking approximately 1 μA (typical) current from the $\overline{\text{PD}}$ pin. If level translation is needed to realize the $\overline{\text{PD}}$ pin thresholds for enable or power-down modes of operation, use an external pullup resistor from $\overline{\text{PD}}$ pin to V_{S+} driven with an open-collector output.

8 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The OPAx863A are classic voltage-feedback amplifiers, where each channel has two high-impedance inputs and a low-impedance output. These devices feature a GBW of 50 MHz, 6.3-nV/ $\sqrt{\text{Hz}}$ noise, RRIO capability, and high-precision performance consuming only 800 μA of quiescent current. These features make the OPAx863A an excellent choice for use in precision data acquisition, reference buffering with fast settling, high gain, and filter circuits. The overload power limit feature makes the OPAx863A truly low power in high-gain multichannel systems, and limits any increase in quiescent current during output overload conditions.

8.2 Typical Applications

8.2.1 Active Filters

Active filter circuits are used to amplify signals in the pass band, attenuate signals in the stop band, and also limit the integrated noise at the amplifier output. The OPAx863A, with a wide bandwidth and high-precision performance, is an excellent device for designing multifeedback (MFB) low-pass filter circuits.

8.2.1.1 Design Requirements

This section discusses the design of a MFB low-pass active filter with a cut-off frequency at 2 MHz and the impact of amplifier gain-bandwidth (GBW) on filter performance.

8.2.1.2 Detailed Design Procedure

図 8-1 shows the use of OPAx863A in a second-order multifeedback (MFB) low-pass filter with a cut-off frequency of 2 MHz. The frequency response of the circuit in 図 8-1 is compared for various amplifiers with different gain-bandwidth products and shown in 図 8-2:




図 8-1. MFB Low-Pass Filter Circuit Using the OPAx863A

表 8-1. Impact of Amplifier GBW on Cutoff Frequency

DEVICE	GBW (MHz)	CUTOFF FREQUENCY (MHz)
TLV9051	5	1.59
LMV641	10	1.78
OPA2834	20	1.87
OPAx863A	50	1.95
OPA836	110	1.98

表 8-1 provides the following benefits of using OPAX863A in an MFB low-pass filter circuit:

- High-precision measurements with low offset voltage across the operating temperature range for low-frequency signals in pass band
- High linearity due to the larger GBW and loop gain for low-frequency signals in pass band
- Higher accuracy of cutoff frequency and smaller variations over process and temperature
- Small integrated output noise due to low-pass filtering

Based on 図 8-2, and as with the OPAx863A, use an amplifier with a gain bandwidth product at least 20 × greater than the filter cutoff frequency. This configuration results in a high-precision and high-linearity, low-pass-filter design.

8.2.1.3 Application Curves




図 8-2. MFB Low-Pass Filter Frequency Response vs GBW

8.2.2 Low-Power SAR ADC Driver and Reference Buffer

図 8-3 shows the use of the OPAx863A as a SAR ADC input driver driving the .ADS7057 sensors, which are used for interface with the physical environment, exhibit high output impedance, and cannot drive SAR ADC inputs directly. A wide-GBW amplifier, such as the OPAx863A, is needed to charge the switching capacitors at the SAR ADC input, and quickly settle to the required accuracy within the given acquisition time. The OPAx863A wide-GBW, high precision performance enables fast settling, high accuracy sensor measurements, and reference buffering for precision ADCs.




図 8-3. OPAx863A as a Precision SAR ADC Driver

8.3 Power Supply Recommendations

The OPAx863A is intended to operate on supplies ranging from 2.7 V to 12.6 V. The OPAx863A devices operate on single-sided supplies, split and balanced bipolar supplies, or unbalanced bipolar supplies. Operating from a single supply has numerous advantages. The dc errors, due to the $-PSRR$ term, can be minimized with the negative supply at ground. Typically, ac performance improves slightly at 10-V operation with minimal increase in supply current. Minimize the distance (< 0.1 in) from the power supply pins to high-frequency, 0.01- μ F decoupling capacitors. A larger capacitor (2.2 μ F typical) is used along with a high-frequency, 0.01- μ F supply-decoupling capacitor at the device supply pins. Only the positive supply has these capacitors for single-supply operation. Use these capacitors from each supply to ground when a split-supply is used. If necessary, place the larger capacitors further from the device and share these capacitors among several devices in the same area of the printed circuit board (PCB). An optional supply decoupling capacitor across the two power supplies (for split-supply operation) reduces second harmonic distortion.


8.4 Layout

8.4.1 Layout Guidelines


Achieving optimum performance with a high-frequency amplifier (like the OPAx863A) requires careful attention to board layout parasitics and external component types. The [High Speed Amplifiers Generic DSN Evaluation Module user's guide](#) can be used as a reference when designing the circuit board. Recommendations that optimize performance includes the following:

1. **Minimize parasitic capacitance** to any ac ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability on the noninverting input and can react with the source impedance to cause unintentional band-limiting. Open a window around the signal I/O pins in all of the ground and power planes around those pins to reduce unwanted capacitance. Otherwise, ground and power planes must be unbroken elsewhere on the board.
2. **Minimize the distance** (< 0.1 in) from the power-supply pins to high-frequency 0.01- μ F decoupling capacitors. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. Always decouple the power-supply connections these capacitors. Use larger (2.2- μ F to 6.8- μ F) decoupling capacitors, effective at lower frequency, on the supply pins. These capacitors can be placed somewhat farther from the device and shared among several devices in the same area of the PCB.
3. **Carefully select and place external components to preserve the high-frequency performance of the OPAx863A.** Use low-reactance-type resistors. Surface-mount resistors work best and allow a tighter overall layout. Place other network components, such as noninverting input termination resistors, close to the package. Keep resistor values as low as possible and consistent with load-driving considerations. Lower the resistor values to keep the resistor noise terms low and minimize the effect of the parasitic capacitance. Lower resistor values, however, increase the dynamic power consumption because R_F and R_G become part of the amplifier output load network.

8.4.2 Layout Example



8-4. Layout Recommendation for Dual-Channel DGK Package



8-5. Layout Recommendation for Dual-Channel DSN Package

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [High Speed Amplifiers Generic DSN Evaluation Module user's guide](#)
- Texas Instruments, [Single-Supply Op Amp Design Techniques application report](#)

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

9.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision D (December 2023) to Revision E (June 2024) Page

- | | |
|--|---|
| • D (SOIC, 8) および DGK (VSSOP, 8) のプレビュー パッケージと関連コンテンツをデータシートに追加..... | 1 |
|--|---|

Changes from Revision C (August 2023) to Revision D (December 2023) Page

- | | |
|--|---|
| • OPA863A DBV (SOT-23, 5) パッケージのステータスを事前情報から量産データ (アクティブ) に変更し、関連コンテンツを追加..... | 1 |
|--|---|

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2863AIDSNR	ACTIVE	SON	DSN	10	5000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2863A	Samples
OPA863ADBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	O863A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2863AIDSNR	SON	DSN	10	5000	330.0	12.4	3.15	3.15	0.75	8.0	12.0	Q2
OPA863ADBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2863AIDSNR	SON	DSN	10	5000	364.0	357.0	31.0
OPA863ADBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0

DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/J 02/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/J 02/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X


4214839/J 02/2024

NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DSN (S-PUSON-N10)

PLASTIC QUAD FLATPACK NO-LEAD



4209052/B 11/10

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) package configuration.
 -  D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated