

[Sample &](http://www.tij.co.jp/product/jp/OPT3002?dcmp=dsproject&hqs=sandbuy&#samplebuy) $\frac{1}{2}$ Buy

[OPT3002](http://www.tij.co.jp/product/opt3002?qgpn=opt3002)

JAJSC89A –MAY 2016–REVISED JUNE 2016

OPT3002 デジタル出力光センサ

1 特長

Texas

INSTRUMENTS

- ¹• 広い光スペクトラム: 300nm~1000nm
- 自動フルスケール設定機能によりソフトウェアと 構成を単純化
- 測定可能レベル $-$ 1.2nW/cm² \sim 10mW/cm²
- 自動ゲイン範囲設定により23ビットの実効ダイナ ミック・レンジを実現
- 12個のバイナリ重み付け、フルスケール範囲設定: 範囲間の一致0.2%未満(標準値)
- 低い動作電流: 1.8µA (標準値)
- 動作温度範囲: -40℃~+85℃
- 広い電源電圧範囲: 1.6V~3.6V
- 5.5V対応のI/O
- 柔軟な割り込みシステム
- 小型フォーム・ファクタ: 2.0mm × 2.0mm × 0.65mm
- **2** アプリケーション
- 侵入およびドア開放検出システム
- システムのウェイクアップ回路
- 医療および科学用計測機器
- ディスプレイのバックライト制御
- 照明制御システム

Æ

- タブレットおよびノートブック・コンピュータ
- サーモスタットおよびホーム・オートメーション 機器
- 屋外の交通信号機および街路灯

3 概要

OPT3002デジタル出力光センサは、単一デバイスに光出 力メータの機能を搭載しています。この光センサにより、 フォトダイオードやフォトレジスタと比較して、システム性能 が大幅に向上しています。OPT3002は、300nmから 1000nmまでの広いスペクトル帯域に対応しています。組 み込みのフルスケール設定機能を使用して、フルスケー ル範囲を手動で選択しなくても、1.2nW/cm²から10 mW/cm²まで測定できます。この機能により、23ビットの実 効ダイナミック・レンジにわたって光の測定が可能です。測 定結果に対して、暗電流効果や、その他の温度による偏 差の補償が行われます。

OPT3002は、光ベースの診断システムなど、多様な波長 の検出が必要な光スペクトル・システムでの使用に適して います。割り込みピンのシステムにより、測定結果を1本の デジタル・ピンで要約できます。OPT3002は消費電力が 非常に低いため、低電力でバッテリ駆動の、封入されてい るシステムが開放されたときのウェイクアップ・センサとして 使用できます。

OPT3002は必要な機能をすべて備えており、l²Cおよび SMBus互換の2線式シリアル・インターフェイスで、直接光 出力を読み出すことができます。連続的な測定も、単回の 測定も行えます。OPT3002は、1.8V電源により、0.8SPS において約0.8µWの消費電力で完全に動作します。

製品情報**[\(1\)](#page-0-0)**

(1) 提供されているすべてのパッケージについては、データシートの末 尾にあるパッケージ・オプションについての付録を参照してくださ しヽ.

スペクトル応答 いっちょう しゅうしゃ フロック図

英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、<mark>www.ti.com</mark>で閲覧でき、 容が常に優先されます。TIでは翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。 English Data Sheet: [SBOS745](http://www-s.ti.com/sc/techlit/SBOS745.pdf) **[OPT3002](http://www.ti.com/product/opt3002?qgpn=opt3002)** JAJSC89A –MAY 2016–REVISED JUNE 2016 **www.ti.com**

目次

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

2016年**5**月発行のものから更新 **Page**

5 Pin Configuration and Functions

Pin Functions

6 Specifications

6.1 Absolute Maximum Ratings(1)

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Long exposure to temperatures higher than 105°C can cause package discoloration, spectral distortion, and measurement inaccuracy.

6.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

6.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *[Semiconductor](http://www.ti.com/lit/pdf/spra953) and IC Package Thermal Metrics* application report.

6.5 Electrical Characteristics

at T_A = 25°C, V_{DD} = 3.3 V, 800-ms conversion time (CT = 1)⁽¹⁾, automatic full-scale range (RN[3:0] = 1100b⁽¹⁾), 505-nm LED stimulus, and normal-angle incidence of light (unless otherwise specified)

(1) Refers to a control field within the configuration register.

(2) All nW/cm² units assume a 505-nm stimulus. To scale the LSB size, full-scale, and results at other wavelengths, see the *[Compensation](#page-26-2) for the Spectral [Response](#page-26-2)* section.

(3) Tested with the white LED calibrated to 2 klux and an 850-nm LED.

(4) Characterized by measuring fixed near-full-scale light levels on the higher adjacent full-scale range setting.

(5) PSRR is the percent change of the measured optical power output from its current value, divided by the change in power-supply voltage, as characterized by results from the 3.6-V and 1.6-V power supplies.

(6) The conversion time, from start of conversion until data are ready to be read, is the integration time plus 3 ms.

(7) The specified leakage current is dominated by the production test equipment limitations. Typical values are much smaller.

6.6 Timing Requirements(1)

Г

(1) All timing parameters are referenced to low and high voltage thresholds of 30% and 70%, respectively, of the final settled value.

Figure 1. I ²C Detailed Timing Diagram

6.7 Typical Characteristics

at $T_A = 25^{\circ}$ C, V_{DD} = 3.3 V, 800-ms conversion time (CT = 1), automatic full-scale range (RN[3:0] = 1100b), white LED, and normal-angle incidence of light (unless otherwise specified)

Typical Characteristics (continued)

at T_A = 25°C, V_{DD} = 3.3 V, 800-ms conversion time (CT = 1), automatic full-scale range (RN[3:0] = 1100b), white LED, and normal-angle incidence of light (unless otherwise specified)

Typical Characteristics (continued)

at $T_A = 25^{\circ}$ C, V_{DD} = 3.3 V, 800-ms conversion time (CT = 1), automatic full-scale range (RN[3:0] = 1100b), white LED, and normal-angle incidence of light (unless otherwise specified)

7 Detailed Description

7.1 Overview

The OPT3002 measures the light that illuminates the device within the device spectral range of 300 nm to 1000 nm.

The OPT3002 is fully self-contained to measure the ambient light and report the result digitally over the $I²C$ bus. The result can also be used to alert a system and interrupt a processor with the INT pin. The result can also be summarized with a programmable window comparison and communicated with the INT pin.

The OPT3002 can be configured into an automatic full-scale, range-setting mode that always selects the optimal full-scale range setting for the lighting conditions. This mode automatically selects the optimal full-scale range for the given lighting condition, thus eliminating the requirement of programming many measurement and readjustment cycles of the full-scale range. The device can operate continuously or in single-shot measurement modes.

The device integrates its result over either 100 ms or 800 ms, so the effects of 50-Hz and 60-Hz noise sources from typical light bulbs are nominally reduced to a minimum.

The device starts up in a low-power shutdown state, such that the OPT3002 only consumes active-operation power after being programmed into an active state.

7.2 Functional Block Diagram

Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Automatic Full-Scale Range Setting

The OPT3002 has an automatic full-scale range setting feature that eliminates the need to predict and set the optimal range for the device. In this mode, the OPT3002 automatically selects the optimal full-scale range for the given lighting condition. The OPT3002 has a high degree of result matching between the full-scale range settings. This matching eliminates the problem of varying results or the need for range-specific, user-calibrated gain factors when different full-scale ranges are chosen. For further details, see the *Automatic [Full-Scale](#page-12-1) Setting [Mode](#page-12-1)* section.

7.3.2 Interrupt Operation, INT Pin, and Interrupt Reporting Mechanisms

The device has an interrupt reporting system that allows the processor connected to the I²C bus to go to sleep, or otherwise ignore the device results, until a user-defined event occurs that requires possible action. Alternatively, this same mechanism can also be used with any system that can take advantage of a single digital signal that indicates whether the light is above or below the levels of interest.

The interrupt event conditions are controlled by the high-limit and low-limit registers, as well as the configuration register latch and fault count fields. The results of comparing the result register with the high-limit register and low-limit register are referred to as *fault events*. The fault count field ([configuration](#page-20-0) register, bits FC[1:0]) dictates how many consecutive same-result fault events are required to trigger an interrupt event and subsequently change the state of the interrupt reporting mechanisms (that is, the INT pin, the flag high field, and the flag low field). The latch field allows a choice between a latched window-style comparison and a transparent hysteresisstyle comparison.

The INT pin has an open-drain output that requires the use of a pullup resistor. This open-drain output allows multiple devices with open-drain INT pins to be connected to the same line, thus creating a logical *NOR* or *AND* function between the devices. The polarity of the INT pin can be controlled with the polarity of the interrupt field in the configuration register. When the POL field is set to 0, the pin operates in an active low behavior that pulls the pin low when the INT pin becomes active. When the POL field is set to 1, the pin operates in an active high behavior and becomes high impedance, thus allowing the pin to go high when the INT pin becomes active.

Additional details of the interrupt reporting registers are described in the *Interrupt Reporting [Mechanism](#page-12-2) Modes* and *Internal [Registers](#page-18-1)* sections.

Feature Description (continued)

7.3.3 I ²C Bus Overview

The OPT3002 offers compatibility with both I^2C and SMBus interfaces. The I^2C and SMBus protocols are essentially compatible with one another. The I²C interface is used throughout this document as the primary example with the SMBus protocol specified only when a difference between the two protocols is discussed.

The OPT3002 is connected to the bus with two pins: an SCL clock input pin and an SDA open-drain bidirectional data pin. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates start and stop conditions. To address a specific device, the master initiates a start condition by pulling the data signal line (SDA) from a high logic level to a low logic level when SCL is high. All slaves on the bus shift in the slave address byte on the SCL rising edge, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the slave being addressed responds to the master by generating an acknowledge bit by pulling SDA low.

Data transfer is then initiated and eight bits of data are sent, followed by an acknowledge bit. During data transfer, SDA must remain stable when SCL is high. Any change in SDA when SCL is high is interpreted as a start or stop condition. When all data are transferred, the master generates a stop condition, as indicated by pulling SDA from low to high when SCL is high. The OPT3002 includes a 28-ms timeout on the I²C interface to prevent locking up the bus. If the SCL line is held low for this duration of time, then the bus state machine is reset.

7.3.3.1 Serial Bus Address

To communicate with the OPT3002, the master must first initiate an I²C start command. Then, the master must address slave devices via a slave address byte. The slave address byte consists of seven address bits and a direction bit that indicates whether the action is to be a read or write operation.

Four I²C addresses are possible by connecting the ADDR pin to one of four pins: GND, VDD, SDA, or SCL. [Table](#page-11-0) 1 summarizes the possible addresses with the corresponding ADDR pin configuration. The state of the ADDR pin is sampled on every bus communication and must be driven or connected to the desired level before any activity on the interface occurs.

DEVICE I²C ADDRESS	ADDR PIN
1000100	GND
1000101	VDD
1000110	SDA
1000111	SCL

Table 1. Possible I ²C Addresses with the Corresponding ADDR Configuration

7.3.3.2 Serial Interface

The OPT3002 operates as a slave device on both the I²C bus and SMBus. Connections to the bus are made via the SCL clock input line and the SDA open-drain I/O line. The OPT3002 supports the transmission protocol for standard mode (up to 100 kHz), fast mode (up to 400 kHz), and high-speed mode (up to 2.6 MHz). All data bytes are transmitted most-significant bits first.

The SDA and SCL pins feature integrated spike-suppression filters and Schmitt triggers to minimize the effects of input spikes and bus noise. See the *[Electrical](#page-25-2) Interface* section for further details of the I ²C bus noise immunity.

7.4 Device Functional Modes

7.4.1 Automatic Full-Scale Setting Mode

The OPT3002 has an automatic full-scale-range setting mode that eliminates the need for a user to predict and set the optimal range for the device. This mode is entered when the configuration register range number field (RN[3:0]) is set to 1100b.

The first measurement that the device takes in auto-range mode is a 10-ms range assessment measurement. The device then determines the appropriate full-scale range to take its first full measurement.

For subsequent measurements, the full-scale range is set by the result of the previous measurement. If a measurement is towards the low side of full-scale, then the full-scale range is decreased by one or two settings for the next measurement. If a measurement is towards the upper side of full-scale, then the full-scale range is increased by one setting for the next measurement.

If the measurement exceeds the full-scale range, resulting from a fast-increasing optical transient event, then the current measurement is aborted. This invalid measurement is not reported. A 10-ms measurement is taken to assess and properly reset the full-scale range. Then, a new measurement is taken with this proper full-scale range. Therefore, during a fast-increasing optical transient in this mode, a measurement can possibly take longer to complete and report than indicated by the configuration register conversion time field (CT).

7.4.2 Interrupt Reporting Mechanism Modes

There are two major types of interrupt reporting mechanism modes: latched window-style comparison mode and transparent hysteresis-style comparison mode. The configuration register latch field (L) (see the [configuration](#page-20-0) [register](#page-20-0), bit 4) controls which of these two modes is used. An end-of-conversion mode is also associated with each major mode type. The end-of-conversion mode is active when the two most significant bits of the threshold low register are set to 11b. The mechanisms report via the flag high and flag low fields, the conversion ready field, and the INT pin.

7.4.2.1 Latched Window-Style Comparison Mode

The latched window-style comparison mode is typically selected when using the OPT3002 to interrupt an external processor. In this mode, a fault is recognized when the input signal is above the high-limit register or below the low-limit register. When the consecutive fault events trigger the interrupt reporting mechanisms, these mechanisms are latched, thus reporting whether the fault is the result of a high or low comparison. These mechanisms remain latched until the configuration register is read, which clears the INT pin and flag high and flag low fields. The SMBus alert response protocol, described in detail in the *SMBus Alert [Response](#page-17-0)* section, clears the pin but does not clear the flag high and flag low fields. The behavior of this mode, along with the conversion ready flag, is summarized in [Table](#page-13-0) 2. Note that [Table](#page-13-0) 2 does not apply when the two threshold low register MSBs (see the *Transparent [Hysteresis-Style](#page-13-1) Comparison Mode* section for clarification on the MSBs) are set to 11b.

Device Functional Modes (continued)

Table 2. Latched Window-Style Comparison Mode: Flag Setting and Clearing Summary(1)(2)

 (1) $X = no$ change from the previous state.

The high-limit register is assumed to be greater than the low-limit register. If this assumption is incorrect, the flag high field and flag low field can take on different behaviors.

(3) The INT pin depends on the setting of the polarity field (POL). The INT pin is low when the pin state is active and POL = 0 (active low) or when the pin state is inactive and $POL = 1$ (active high).

(4) Immediately after the configuration register is read, the device automatically resets the conversion ready field to its 0 state. Thus, if two configuration register reads are performed immediately after a conversion completion, the first reads 1 and the second reads 0.

7.4.2.2 Transparent Hysteresis-Style Comparison Mode

The transparent hysteresis-style comparison mode is typically used when a single digital signal is desired that indicates whether the input light is higher than or lower than a light level of interest. If the result register is higher than the high-limit register for a consecutive number of events set by the fault count field, then the INT line is set to active, the flag high field is set to 1, and the flag low field is set to 0. If the result register is lower than the lowlimit register for a consecutive number of events set by the fault count field, then the INT line is set to inactive, the flag low field is set to 1, and the flag high field is set to 0. The INT pin and flag high and flag low fields do not change state with configuration reads and writes. The INT pin and flag fields continually report the appropriate comparison of the light to the low-limit and high-limit registers. The device does not respond to the SMBus alert response protocol when in either of the two transparent comparison modes (configuration register, latch field = 0). The behavior of this mode, along with the conversion ready is summarized in [Table](#page-13-2) 3. Note that Table 3 does not apply when the two threshold low register MSBs (LE[3:2] from [Table](#page-22-1) 11) are set to 11.

Table 3. Transparent Hysteresis-Style Comparison Mode: Flag Setting and Clearing Summary(1)(2)

(1) $X = no change from the previous state.$

(2) The high-limit register is assumed to be greater than the low-limit register. If this assumption is incorrect, the flag high field and flag low field can take on different behaviors.

(3) The INT pin depends on the setting of the polarity field (POL). The INT pin is low when the pin state is active and POL = 0 (active low) or when the pin state is inactive and $POL = 1$ (active high).

(4) Immediately after the configuration register is read, the device automatically resets the conversion ready field to its 0 state. Thus, if two configuration register reads are performed immediately after a conversion completion, the first reads 1 and the second reads 0.

7.4.2.3 End-of-Conversion Mode

An end-of-conversion indicator mode can be used when every measurement is desired to be read by the processor, prompted by the INT pin going active on every measurement completion. This mode is entered by setting the most significant two bits of the [low-limit](#page-22-0) register (LE[3:2] from the low-limit register) to 11b. This endof-conversion mode is typically used in conjunction with the latched window-style comparison mode. The INT pin becomes inactive when the configuration register is read or the configuration register is written with a nonshutdown parameter or in response to an SMBus alert response. [Table](#page-14-0) 4 summarizes the interrupt reporting mechanisms as a result of various operations.

(1) $X = no change from the previous state.$

(3) Immediately after the configuration register is read, the device automatically resets the conversion ready field to its 0 state. Thus, if two configuration register reads are performed immediately after a conversion completion, the first reads 1 and the second reads 0.

Note that when transitioning from end-of-conversion mode to the standard comparison modes (that is, programming LE[3:2] from 11b to 00b) when the configuration register latch field (L) is 1, a subsequent write to the configuration register latch field (L) to 0 is necessary in order to properly clear the INT pin. The latch field can then be set back to 1 if desired.

7.4.2.4 End-of-Conversion and Transparent Hysteresis-Style Comparison Mode

The combination of end-of-conversion mode and transparent hysteresis-style comparison mode can also be programmed simultaneously. The behavior of this combination is shown in [Table](#page-14-1) 5.

(1) $X = no change from the previous state.$

(2) The INT pin depends on the setting of the polarity field (POL). The INT pin is low when the pin state is active and POL = 0 (active low) or when the pin state is inactive and $POL = 1$ (active high).

Immediately after the configuration register is read, the device automatically resets the conversion ready field to its 0 state. Thus, if two configuration register reads are performed immediately after a conversion completion, the first reads 1 and the second reads 0.

⁽²⁾ The INT pin depends on the setting of the polarity field (POL). The INT pin is low when the pin state is active and POL = 0 (active low) or when the pin state is inactive and $POL = 1$ (active high).

[OPT3002](http://www.ti.com/product/opt3002?qgpn=opt3002) JAJSC89A –MAY 2016–REVISED JUNE 2016 **www.ti.com**

7.5 Programming

The OPT3002 supports the transmission protocol for standard mode (up to 100 kHz), fast mode (up to 400 kHz), and high-speed mode (up to 2.6 MHz). Fast and standard modes are described as the default protocol, referred to as *F/S*. High-speed mode is described in the *[High-Speed](#page-16-0) I ²C Mode* section.

7.5.1 Writing and Reading

Accessing a specific register on the OPT3002 is accomplished by writing the appropriate register address during the I²C transaction sequence. See [Table](#page-18-2) 6 for a complete list of registers and the corresponding register addresses. The value for the register address (as shown in [Figure](#page-15-1) 15) is the first byte transferred after the slave address byte with the R/W bit low.

(1) The value of the slave address byte is determined by the ADDR pin setting; see [Table](#page-11-0) 1.

Figure 15. Setting the I ²C Register Address Timing Diagram

Writing to a register begins with the first byte transmitted by the master. This byte is the slave address with the R/W bit low. The OPT3002 then acknowledges receipt of a valid address. The next byte transmitted by the master is the address of the register that data are to be written to. The next two bytes are written to the register addressed by the register address. The OPT3002 acknowledges receipt of each data byte. The master can terminate the data transfer by generating a start or stop condition.

When reading from the OPT3002, the last value stored in the register address by a write operation determines which register is read during a read operation. To change the register address for a read operation, a new partial ²C write transaction must be initiated. This partial write is accomplished by issuing a slave address byte with the R/W bit low, followed by the register address byte and a stop command. The master then generates a start condition and sends the slave address byte with the R/W bit high to initiate the read command. The next byte is transmitted by the slave and is the most significant byte of the register indicated by the register address. This byte is followed by an acknowledge from the master; then the slave transmits the least significant byte. The master acknowledges receipt of the data byte. The master can terminate the data transfer by generating a notacknowledge after receiving any data byte, or by generating a start or stop condition. If repeated reads from the same register are desired, continually sending the register address bytes is not necessary; the OPT3002 retains the register address until that number is changed by the next write operation.

Programming (continued)

[Figure](#page-16-1) 16 and [Figure](#page-16-2) 17 show the write and read operation timing diagrams, respectively. Note that register bytes are sent most significant byte first, followed by the least significant byte.

Figure 16. I ²C Write Example Timing Diagram

(1) The value of the slave address byte is determined by the ADDR pin setting; see [Table](#page-11-0) 1.

(2) An ACK by the master can also be sent.

7.5.1.1 High-Speed I ²C Mode

When the bus is idle, both the SDA and SCL lines are pulled high by the pullup resistors or the active pullup devices. The master generates a start condition followed by a valid serial byte containing the high-speed (HS) master code 0000 1XXXb. This transmission is made in either standard mode or fast mode (up to 400 kHz). The OPT3002 does not acknowledge the HS master code but does recognize the code and switches its internal filters to support a 2.6-MHz operation.

The master then generates a repeated start condition (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S mode, except that transmission speeds up to 2.6 MHz are allowed. Instead of using a stop condition, use repeated start conditions to secure the bus in HS mode. A stop condition ends the HS mode and switches all internal filters of the OPT3002 to support the F/S mode.

7.5.1.2 General-Call Reset Command

The I²C general-call reset allows the host controller in one command to reset all devices on the bus that respond to the general-call reset command. The general call is initiated by writing to the I²C address 0 (0000 0000b). The reset command is initiated when the subsequent second address byte is 06h (0000 0110b). With this transaction, the device issues an acknowledge bit and sets all of its registers to the power-on-reset default condition.

Programming (continued)

7.5.1.3 SMBus Alert Response

The SMBus alert response provides a quick identification for which device issued the interrupt. Without this alert response capability, the processor does not know which device pulled the interrupt line when there are multiple slave devices connected.

The OPT3002 is designed to respond to the SMBus alert response address, when in the latched window-style comparison mode (configuration register, latch field = 1). The OPT3002 does not respond to the SMBus alert response when in transparent mode (configuration register, latch field = 0).

The response behavior of the OPT3002 to the SMBus alert response is shown in [Figure](#page-17-1) 18. When the interrupt line to the processor is pulled to active, the master can broadcast the alert response slave address (0001 1001b). Following this alert response, any slave devices that generated an alert identify themselves by acknowledging the alert response and sending their respective I²C address on the bus. The alert response can activate several different slave devices simultaneously. If more than one slave attempts to respond, bus arbitration rules apply. The device with the lowest address wins the arbitration. If the OPT3002 loses the arbitration, then the device does not acknowledge the I²C transaction and its INT pin remains in an active state, prompting the I ²C master processor to issue a subsequent SMBus alert response. When the OPT3002 wins the arbitration, the device acknowledges the transaction and sets its INT pin to inactive. The master can issue that same command again, as many times as necessary to clear the INT pin. See the *Interrupt Reporting [Mechanism](#page-12-2) [Modes](#page-12-2)* section for additional details of how the flags and INT pin are controlled. The master can obtain information about the source of the OPT3002 interrupt from the address broadcast in the above process. The flag high field (configuration register, bit 6) is sent as the final LSB of the address to provide the master additional information about the cause of the OPT3002 interrupt. If the master requires additional information, then the result register or the configuration register can be queried. The flag high and flag low fields are not cleared upon an SMBus alert response.

(1) FH is the flag high field (FH) in the configuration register (see [Table](#page-20-1) 10).

(2) A1 and A0 are determined by the ADDR pin; see [Table](#page-11-0) 1.

Figure 18. SMBus Alert Response Timing Diagram

7.6 Register Maps

7.6.1 Internal Registers

The device is operated over the I²C bus with registers that contain configuration, status, and result information. All registers are 16 bits long.

There are four main registers: result, configuration, low-limit, and high-limit. There is also a manufacturer ID register. [Table](#page-18-3) 6 lists these registers. Do not write or read registers that are not shown on this register map.

7.6.1.1 Register Descriptions

7.6.1.1.1 Result Register (address = 00h)

This register contains the result of the most recent light-to-digital conversion. This 16-bit register has two fields: a 4-bit exponent and a 12-bit mantissa.

Figure 19. Result Register (Read-Only)

LEGEND: $R = Read only$; -n = value after reset

Table 7. Result Register Field Descriptions

Table 8. Result Register: Full-Scale Range (FSR) and LSB Size as a Function of Exponent Level

The formula to translate this register into optical power is given in [Equation](#page-19-2) 1:

Optical_Power = $R[11:0] \times LSB$ _Size

where

• LSB_Size = $2^{E[3:0]} \times 1.2$ [nW/cm² $\begin{bmatrix} 1 \end{bmatrix}$

LSB_Size can also be taken from [Table](#page-19-1) 8. The complete optical power equation is shown in [Equation](#page-19-3) 2: Optical_Power = $(2^{E[3:0]}) \times R[11:0] \times 1.2$ [nW/cm²] $\left(2\right)$

A series of result register output examples with the corresponding LSB weight and resulting optical power are given in [Table](#page-20-2) 9. Note that many combinations of exponents (E[3:0]) and fractional results (R[11:0]) can map onto the same optical power result, as shown in the examples of [Table](#page-20-2) 9.

To compensate for the spectral response of the device, for input wavelengths other than 505 nm, see the *[Compensation](#page-26-2) for the Spectral Response* section.

Note that the exponent field can be disabled (set to zero) by enabling the exponent mask (configuration register, ME field = 1) and manually programming the full-scale range (configuration register, RN[3:0] < 1100b (0Ch)), allowing for simpler operation in a manually-programmed, full-scale mode. Calculating optical power from the result register contents only requires multiplying the result register by the LSB weight (in nW/cm²) associated with the specific programmed full-scale range (see [Table](#page-19-1) 8). See the [low-limit](#page-22-0) register for details.

See the configuration register conversion time field (CT, bit 11) description for more information on optical power measurement resolution as a function of conversion time.

7.6.1.1.2 Configuration Register (address = 01h) [reset = C810h]

This register controls the major operational modes of the device. This register has 11 fields, as documented in this section. If a measurement conversion is in progress when the configuration register is written, then the active measurement conversion immediately aborts. If the new configuration register directs a new conversion, then that conversion is subsequently started.

Figure 20. Configuration Register

LEGEND: $R/W = Read/Write$; $R = Read$ only; -n = value after reset

Table 10. Configuration Register Field Descriptions

Table 10. Configuration Register Field Descriptions (continued)

Table 10. Configuration Register Field Descriptions (continued)

7.6.1.1.3 Low-Limit Register (address = 02h) [reset = C0000h]

This register sets the lower comparison limit for the interrupt reporting mechanisms: the INT pin, the flag high field (FH), and flag low field (FL), as described in the *Interrupt Reporting [Mechanism](#page-12-2) Modes* section.

Figure 21. Low-Limit Register

LEGEND: R/W = Read/Write; -n = value after reset

The format of this register is nearly identical to the format of the result [register.](#page-19-0) The low-limit register exponent (LE[3:0]) is similar to the result register exponent (E[3:0]). The low-limit register result (TL[11:0]) is similar to the result register result (R[11:0]).

The equation to translate this register into the optical power threshold is given in [Equation](#page-22-2) 3, which is similar to the equation for the result register, [Equation](#page-19-3) 2.

Optical_Power = $1.2 \times (2^{LE[3:0]}) \times TL[11:0]$ (3)

[Table](#page-23-0) 12 gives the full-scale range and LSB size of the low-limit register. The detailed discussion and examples given for the result [register](#page-19-0) apply to the low-limit register as well.

Table 12. Low Limit Register: Full-Scale Range (FSR) and LSB Size as a Function of Exponent Level

NOTE

The result and limit registers are all converted into optical power values internally for comparison. These registers can have different exponent fields. However, when using a manually-set, full-scale range (configuration register, RN < 0Ch, with mask enable (ME) active), programming the manually-set, full-scale range into the LE[3:0] and HE[3:0] fields can simplify the choice of programming the register. This simplification results in only having to consider the fractional result and not the exponent part of the result.

7.6.1.1.4 High-Limit Register (address = 03h) [reset = BFFFh]

The high-limit register sets the upper comparison limit for the interrupt reporting mechanisms: the INT pin, the flag high field (FH), and flag low field (FL), as described in the *Interrupt [Operation,](#page-10-1) INT Pin, and Interrupt Reporting [Mechanisms](#page-10-1)* section. The format of this register is almost identical to the format of the [low-limit](#page-22-0) register and the result [register.](#page-19-0) To explain the similarity in more detail, the high-limit register exponent (HE[3:0]) is similar to the low-limit register exponent (LE[3:0]) and the result register exponent (E[3:0]). The high-limit register result (TH[11:0]) is similar to the low-limit result (TH[11:0]) and the result register result (R[11:0]). Note that the comparison of the high-limit register with the result register is unaffected by the ME bit.

When using a manually-set, full-scale range with the mask enable (ME) active, programming the manually-set, full-scale range into the HE[3:0] bits can simplify the choice of values required to program into this register. The formula to translate this register into optical power is similar to [Equation](#page-22-2) 3. The full-scale values are similar to [Table](#page-19-1) 8.

LEGEND: R/W = Read/Write; -n = value after reset

Table 13. High-Limit Register Field Descriptions

7.6.1.1.5 Manufacturer ID Register (address = 7Eh) [reset = 5449h]

This register is intended to help identify the device.

Figure 23. Manufacturer ID Register

LEGEND: $R = Read only; -n = value after reset$

Table 14. Manufacturer ID Register Field Descriptions

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

There are two categories of interface to the OPT3002: electrical and optical.

8.1.1 Electrical Interface

The electrical interface is quite simple and is accomplished by connecting the OPT3002 I²C SDA and SCL pins to the same pins of an applications processor, microcontroller, or other digital processor. If that digital processor requires an interrupt resulting from an event of interest from the OPT3002, then connect the INT pin to either an interrupt or general-purpose I/O pin of the processor. There are multiple uses for this interrupt, including signaling the system to wake up from low-power mode, processing other tasks when waiting for an ambient light event of interest, or alerting the processor that a sample is ready to be read. Connect pullup resistors between a power supply appropriate for digital communication and the SDA and SCL pins (because they have open-drain output structures). If the INT pin is used, connect a pullup resistor to the INT pin. A typical value for these pullup resistors is 10 kΩ. The resistor choice can be optimized in conjunction to the bus capacitance to balance the system speed, power, noise immunity, and other requirements.

The power supply and grounding considerations are discussed in the *Power-Supply [Recommendations](#page-26-1)* section.

Although spike suppression is integrated in the SDA and SCL pin circuits, use proper layout practices to minimize the amount of coupling into the communication lines. One possible introduction of noise occurs from capacitively coupling signal edges between the two communication lines themselves. Another possible noise introduction comes from other switching noise sources present in the system, especially for long communication lines. In noisy environments, shield communication lines to reduce the possibility of unintended noise coupling into the digital I/O lines that can be incorrectly interpreted.

8.1.2 Optical Interface

The optical interface is physically located within the package, facing away from the printed circuit board (PCB), as specified by the *Sensor Area* in 図 [26](#page-30-0).

Physical components, such as a plastic housing and a window that allows light from outside of the design to illuminate the sensor, can help protect the OPT3002 and neighboring circuitry. Sometimes, a dark or opaque window is used to further enhance the visual appeal of the design by hiding the sensor from view. This window material is typically transparent plastic or glass.

Any physical component that affects the light that illuminates the sensing area of a light sensor also affects the performance of that light sensor. Therefore, for optimal performance, make sure to understand and control the effect of these components. If a window is to be used, design its width and height to permit light from a sufficient field of view to illuminate the sensor. For best performance for non-collimated light, use a field of view of at least ±35°, or ideally ±45° or more. Understanding and designing the field of view is discussed further in the *[OPT3001:](http://www.ti.com/lit/pdf/sbea002) Ambient Light Sensor [Application](http://www.ti.com/lit/pdf/sbea002) Guide* application report.

Light pipes can appear attractive for aiding in the optomechanical design that brings light to the sensor; however, do not use light pipes with any ambient light sensor unless the system designer fully understands the ramifications of the optical physics of light pipes within the full context of the design and the design objectives.

For best results, illuminate the sensor area uniformly.

Application Information (continued)

8.1.3 Compensation for the Spectral Response

If the input wavelength is known and compensation for the nominal spectral response of the device is desired, apply [Equation](#page-26-3) 4.

Optical_Power at Wavelength W = Optical_Power at 505 nm / R

where

• R is the relative response of the device from [Figure](#page-6-1) 2 at wavelength W (4)

For example, if the input wavelength is 700 nm, then [Figure](#page-6-1) 2 illustrates that the relative response is 0.6. Building on an example from [Table](#page-20-2) 9, if the OPT3002 result register is $E[3:0] = 03h$ and $R[11:0] = 456h$, then the optical power for light at a 505-nm wavelength is 338,2287 nW/cm². [Equation](#page-26-4) 5 demonstrates the correction for a 700nm input. Note that this simple technique only works for a single wavelength input.

Optical_Power for a 700-nm Input = 338,227 [nW/cm²] / 0.6 = 563,712 [nW/cm² $\left(5\right)$

8.2 Do's and Don'ts

As with any optical product, special care must be taken into consideration when handling the OPT3002. Although the OPT3002 has low sensitivity to dust and scratches, proper optical device handling procedures are still recommended.

The optical surface of the device must be kept clean for optimal performance in both prototyping with the device and mass production manufacturing procedures. Tweezers with plastic or rubber contact surfaces are recommended to avoid scratches on the optical surface. Avoid manipulation with metal tools when possible. The optical surface must be kept clean of fingerprints, dust, and other optical-inhibiting contaminants.

If the device optical surface requires cleaning, the use of de-ionized water or isopropyl alcohol is recommended. A few gentile brushes with a soft swab are appropriate. Avoid potentially abrasive cleaning and manipulating tools and excessive force that can scratch the optical surface.

If the OPT3002 performs less than optimally, inspect the optical surface for dirt, scratches, or other optical artifacts.

9 Power-Supply Recommendations

Although the OPT3002 has low sensitivity to power-supply issues, good practices are always recommended. For best performance, the OPT3002 VDD pin must have a stable, low-noise power supply with a 100-nF bypass capacitor close to the device and solid grounding. There are many options for powering the OPT3002 because the device current consumption levels are very low.

10 Layout

10.1 Layout Guidelines

The PCB layout design for the OPT3002 requires a couple of considerations. Bypass the power supply with a capacitor placed close to the OPT3002. Note that optically reflective surfaces of components also affect the performance of the design. The three-dimensional geometry of all components and structures around the sensor must be taken into consideration to prevent unexpected results from secondary optical reflections. Placing capacitors and components at a distance of at least twice the height of the component is usually sufficient. The most optimal optical layout is to place all close components on the opposite side of the PCB from the OPT3002. However, this approach may not be practical for the constraints of every design.

Electrically connecting the thermal pad to ground is recommended. This connection can be created either with a PCB trace or with vias to ground directly on the thermal pad itself. If the thermal pad contains vias, they are recommended to be of a small diameter (< 0.2 mm) to prevent them from wicking the solder away from the appropriate surfaces.

An example PCB layout with the OPT3002 is shown in [Figure](#page-27-3) 24.

10.2 Layout Example

Figure 24. Example PCB Layout with the OPT3002

11 デバイスおよびドキュメントのサポート

11.1 ドキュメントのサポート

11.1.1 関連資料

関連資料については、以下を参照してください。

- 『*OPT3001: Ambient Light Sensor Application Guide*』[\(SBEA002\)](http://www.ti.com/lit/pdf/sbea002)
- 『*[OPT3002EVM](http://www.ti.com/lit/pdf/SBOU160) User's Guide*』(SBOU160)
- 『*QFN/SON*の*PCB*[実装』アプリケーション・レポート](http://www.ti.com/lit/pdf/slua271)(SLUA271)

11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通 知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の 詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms](http://www.ti.com/corp/docs/legal/termsofuse.shtml) of [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

TI E2E™ Online [Community](http://e2e.ti.com) *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design [Support](http://support.ti.com/) *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 商標

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.5 静電気放電に関する注意事項

すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感 であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

11.6 Glossary

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバ イスに対して提供されている最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合 もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

12.1 ハンダ付けと取り扱いについての推奨事項

OPT3002はJEDEC JSTD-020に準拠し、3つのハンダ付けリフロー作業について認定済みです。

過剰な熱を加えるとデバイスが変色し、光学性能に影響するおそれがあることに注意してください。

ハンダ付けの熱プロファイルや、その他の情報については、アプリケーション・レポート『*[QFN/SON](http://www.ti.com/lit/pdf/slua271)*の*PCB*実装』を参照して ください。OPT3002をPCBから取り外す必要がある場合、デバイスは再取り付けせず破棄してください。

一般的な光デバイスと同様に、OPT3002は特別な注意を払って取り扱い、受光面に汚れや傷が付かないようにしてくださ い。詳細な推奨事項については、*Do's and [Don'ts](#page-26-0)* セクションを参照してください。最高の光学性能を実現するため、ハン ダ付け作業の後で、フラックスや他の破片を取り除いてください。

12.2 DNP (S-PDSO-N6)メカニカル図面

DNP (S-PDSO-N6)メカニカル図面 **(continued)**

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS

TAPE AND REEL INFORMATION

ISTRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Feb-2024

*All dimensions are nominal

DNP0006A

PACKAGE OUTLINE

USON - 0.65 mm mm max height

PLASTIC SMALL OUTLINE NO-LEAD

NOTES: which is a set of the set of

-
-
- per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
-

EXAMPLE BOARD LAYOUT

DNP0006A USON - 0.65 mm mm max height

PLASTIC SMALL OUTLINE NO-LEAD

NOTES: (continued)

EXAMPLE STENCIL DESIGN

DNP0006A USON - 0.65 mm mm max height

PLASTIC SMALL OUTLINE NO-LEAD

NOTES: (continued)

design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI [の販売条件、](https://www.ti.com/ja-jp/legal/terms-conditions/terms-of-sale.html)または [ti.com](https://www.ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated