

## SINGLE-ENDED, ANALOG-INPUT 24-BIT, 96-kHz STEREO A/D CONVERTER

### FEATURES

- 24-Bit Delta-Sigma Stereo A/D Converter
- Single-Ended Voltage Input: 3 V<sub>p-p</sub>
- Oversampling Decimation Filter:
  - Oversampling Frequency:  $\times 64$ ,  $\times 128$
  - Pass-Band Ripple:  $\pm 0.05$  dB
  - Stop-Band Attenuation:  $-65$  dB
  - On-Chip High-Pass Filter: 0.84 Hz (44.1 kHz)
- High-Performance:
  - THD+N:  $-95$  dB (Typically)
  - SNR: 103 dB (Typically)
  - Dynamic Range: 103 dB (Typically)
- PCM Audio Interface:
  - Master/Slave Mode Selectable
  - Data Formats:
    - 24-Bit Left-Justified
    - 24-Bit I<sup>2</sup>S
    - 20-, 24-Bit Right-Justified
- Sampling Rate: 16 kHz to 96 kHz
- System Clock: 256 f<sub>S</sub>, 384 f<sub>S</sub>, 512 f<sub>S</sub>, 768 f<sub>S</sub>
- Dual Power Supplies: 5 V for Analog, 3.3 V for Digital
- Package: 20-Pin SSOP
- Pb-Free Product

### APPLICATIONS

- AV Amplifier Receiver
- MD Player
- CD Recorder
- Multitrack Receiver
- Electric Musical Instrument

### DESCRIPTION

The PCM1803 is high-performance, low-cost, single-chip stereo analog-to-digital converter with single-ended analog voltage input. The PCM1803 uses a delta-sigma modulator with 64-, 128-times oversampling, and includes a digital decimation filter and high-pass filter which removes the DC component of the input signal. For various applications, the PCM1803 supports master and slave modes and four data formats in serial interface. The PCM1803 is suitable for a wide variety of cost-sensitive consumer applications where good performance and operation from a 5-V analog supply and 3.3-V digital supply are required. The PCM1803 is fabricated using a highly advanced CMOS process and is available in a small 20-pin SSOP package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


System Two, Audio Precision are trademarks of Audio Precision, Inc.  
All other trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### PIN ASSIGNMENTS




P0009-01

### ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE CODE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA	QUANTITY
PCM1803DB	20-Pin SSOP	DB	PCM1803	PCM1803DB	Tube	65
				PCM1803DBR	Tape and Reel	2000

### BLOCK DIAGRAM



B0004-06

**DEVICE INFORMATION**
**TERMINAL FUNCTIONS**

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
AGND	6	–	Analog GND
BCK	11	I/O	Audio data bit clock input/output <sup>(1)</sup>
BYPAS	8	I	HPF bypass control. LOW: Normal mode (dc reject); HIGH: Bypass mode (through) <sup>(2)</sup>
DGND	13	–	Digital GND
DOUT	12	O	Audio data digital output
FMT0	17	I	Audio data format select input 0. See <i>Data Format</i> section <sup>(2)</sup> .
FMT1	18	I	Audio data format select input 1. See <i>Data Format</i> section <sup>(2)</sup> .
LRCK	10	I/O	Audio data latch enable input/output <sup>(1)</sup>
MODE0	19	I	Mode select input 0. See <i>Data Format</i> section <sup>(2)</sup> .
MODE1	20	I	Mode select input 1. See <i>Data Format</i> section <sup>(2)</sup> .
OSR	16	I	Oversampling ratio select input. LOW: $\times 64 f_S$ , HIGH: $\times 128 f_S$ <sup>(2)</sup>
PDWN	7	I	Power-down control, active-low <sup>(2)</sup>
SCKI	15	I	System clock input: 256 $f_S$ , 384 $f_S$ , 512 $f_S$ or 768 $f_S$ <sup>(3)</sup>
TEST	9	I	Test, must be connected to DGND <sup>(2)</sup>
V <sub>CC</sub>	5	–	Analog power supply, 5-V
V <sub>DD</sub>	14	–	Digital power supply, 3.3-V
V <sub>INL</sub>	1	I	Analog input, L-channel
V <sub>INR</sub>	2	I	Analog input, R-channel
V <sub>REF1</sub>	3	–	Reference-voltage-1 decoupling capacitor
V <sub>REF2</sub>	4	–	Reference-voltage-2 decoupling capacitor

(1) Schmitt-trigger input

(2) Schmitt-trigger input with internal pulldown (50 k $\Omega$  typically), 5-V tolerant

(3) Schmitt-trigger input, 5-V tolerant

**ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

Supply voltage	V <sub>CC</sub>	–0.3 V to 6.5 V
Supply voltage	V <sub>DD</sub>	–0.3 V to 4 V
Ground voltage differences	AGND, DGND	$\pm 0.1$ V
Digital input voltage, V <sub>I</sub>	LRCK, BCK, DOUT	–0.3 V to (V <sub>DD</sub> + 0.3 V) < 4 V
Digital input voltage, V <sub>I</sub>	PDWN, BYPAS, TEST, SCKI, OSR, FMT0, FMT1, MODE0, MODE1	–0.3 V to 6.5 V
Analog input voltage, V <sub>I</sub>	V <sub>INL</sub> , V <sub>INR</sub> , V <sub>REF1</sub> , V <sub>REF2</sub>	–0.3 V to (V <sub>CC</sub> + 0.3 V) < 6.5 V
Input current, I <sub>I</sub>	Any pins except supplies	$\pm 10$ mA
Ambient temperature under bias, T <sub>bias</sub>		–40°C to 125°C
Storage temperature, T <sub>stg</sub>		–55°C to 150°C
Junction temperature, T <sub>J</sub>		150°C
Lead temperature (soldering)		260°C, 5 s
Package temperature (IR reflow, peak)		260°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range

		MIN	NOM	MAX	UNIT
Analog supply voltage, $V_{CC}$		4.5	5	5.5	V
Digital supply voltage, $V_{DD}$		2.7	3.3	3.6	V
Analog input voltage, full-scale (–0 dB)		3			Vp-p
Digital input logic family		TTL			
Digital input clock frequency	System clock	8.192		49.152	MHz
	Sampling clock	32		96	kHz
Digital output load capacitance		10			pF
Operating free-air temperature, $T_A$		–25		85	°C

## ELECTRICAL CHARACTERISTICS

All specifications at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $V_{DD} = 3.3\text{ V}$ , master mode,  $f_S = 44.1\text{ kHz}$ , system clock =  $384 f_S$ , oversampling ratio =  $\times 128$ , 24-bit data (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution		24			Bits
<b>DATA FORMAT</b>						
	Audio data interface format		Left-justified, I <sup>2</sup> S, right-justified			
	Audio data bit length		20, 24			Bits
	Audio data format		MSB-first, 2s complement			
$f_S$	Sampling frequency		16	44.1	96	kHz
	System clock frequency	256 $f_S$	4.096	11.2896	24.576	MHz
		384 $f_S$	6.144	16.9344	36.864	
		512 $f_S$	8.192	22.5792	49.152	
		768 $f_S$	12.288	33.8688	–	
<b>INPUT LOGIC</b>						
$V_{IH}^{(1)}$	Input logic-level voltage		2		$V_{DD}$	VDC
$V_{IL}^{(1)}$			0		0.8	
$V_{IH}^{(2)(3)}$			2		5.5	
$V_{IL}^{(2)(3)}$			0		0.8	
$I_{IH}^{(1)(2)}$	Input logic-level current	$V_{IN} = V_{DD}$			$\pm 10$	$\mu\text{A}$
$I_{IL}^{(1)(2)}$		$V_{IN} = 0$			$\pm 10$	
$I_{IH}^{(3)}$		$V_{IN} = V_{DD}$		65	100	
$I_{IL}^{(3)}$		$V_{IN} = 0$			$\pm 10$	
<b>OUTPUT LOGIC</b>						
$V_{OH}^{(4)}$	Output logic-level voltage	$I_{OUT} = -4\text{ mA}$	2.8			VDC
$V_{OL}^{(4)}$		$I_{OUT} = 4\text{ mA}$			0.5	
<b>DC ACCURACY</b>						
	Gain mismatch, channel-to-channel			$\pm 1$	$\pm 3$	% of FSR
	Gain error			$\pm 2$	$\pm 4$	% of FSR
	Bipolar zero error	HPF bypass		$\pm 0.4$		% of FSR

(1) Pins 10–11: LRCK, BCK (Schmitt-trigger input, in slave mode)

(2) Pin 15: SCKI (Schmitt-trigger input, 5-V tolerant)

(3) Pins 7–9, 16–20:  $\overline{\text{PDWN}}$ , BYPAS, TEST, OSR, FMT0, FMT1, MODE0, MODE1 (Schmitt-trigger input, with 50-k $\Omega$  typical pulldown resistor, 5-V tolerant)

(4) Pins 10–12: LRCK, BCK (in master mode), DOUT

## ELECTRICAL CHARACTERISTICS (continued)

All specifications at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $V_{DD} = 3.3\text{ V}$ , master mode,  $f_S = 44.1\text{ kHz}$ , system clock =  $384 f_S$ , oversampling ratio =  $\times 128$ , 24-bit data (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>DYNAMIC PERFORMANCE<sup>(5)</sup></b>							
THD+N	Total harmonic distortion + noise	$V_{IN} = -0.5\text{ dB}$ , $f_S = 44.1\text{ kHz}$		-95	-89	dB	
		$V_{IN} = -0.5\text{ dB}$ , $f_S = 96\text{ kHz}^{(6)}$		-93			
		$V_{IN} = -60\text{ dB}$ , $f_S = 44.1\text{ kHz}$		-41			
		$V_{IN} = -60\text{ dB}$ , $f_S = 96\text{ kHz}^{(6)}$		-41			
	Dynamic range	$f_S = 44.1\text{ kHz}$ , A-weighted	100	103		dB	
		$f_S = 96\text{ kHz}$ , A-weighted <sup>(6)</sup>		103			
SNR	Signal-to-noise ratio	$f_S = 44.1\text{ kHz}$ , A-weighted	100	103		dB	
		$f_S = 96\text{ kHz}$ , A-weighted <sup>(6)</sup>		103			
	Channel separation	$f_S = 44.1\text{ kHz}$	95	98		dB	
		$f_S = 96\text{ kHz}^{(6)}$		99			
<b>ANALOG INPUT</b>							
$V_I$	Input voltage			$0.6 V_{CC}$		V <sub>p-p</sub>	
	Center voltage ( $V_{REF1}$ )			$0.5 V_{CC}$		V	
	Input impedance			40		k $\Omega$	
<b>DIGITAL FILTER PERFORMANCE</b>							
	Pass band				$0.454 f_S$	Hz	
	Stop band		$0.583 f_S$			Hz	
	Pass-band ripple				$\pm 0.05$	dB	
	Stop-band attenuation		-65			dB	
$t_{GD}$	Group delay time			$17.4/f_S$		s	
	HPF frequency response	-3 dB		$0.019 f_S$		mHz	
<b>POWER SUPPLY REQUIREMENTS</b>							
$V_{CC}$	Supply voltage range		4.5	5	5.5	VDC	
$V_{DD}$			2.7	3.3	3.6	VDC	
$I_{CC}$	Supply current <sup>(7)</sup>			7.7	10	mA	
		Power down <sup>(8)</sup>			5	$\mu\text{A}$	
$I_{DD}$		$f_S = 44.1\text{ kHz}$			6.5	9	mA
		$f_S = 96\text{ kHz}^{(6)}$			11.7		mA
	Power down <sup>(8)</sup>			1		$\mu\text{A}$	
	Power dissipation	$f_S = 44.1\text{ kHz}$		60	80	mW	
		$f_S = 96\text{ kHz}^{(6)}$		77		mW	
		Power down <sup>(8)</sup>		28		$\mu\text{W}$	
<b>TEMPERATURE RANGE</b>							
$T_A$	Operating free-air temperature		-40		85	$^\circ\text{C}$	
$\theta_{JA}$	Thermal resistance	20-Pin SSOP		115		$^\circ\text{C}/\text{W}$	

(5) Analog performance specifications are tested using the System Two™ audio measurement system by Audio Precision™, using 400-Hz HPF, 20-kHz LPF in rms mode.

(6)  $f_S = 96\text{ kHz}$ , system clock =  $256 f_S$ , oversampling ratio =  $\times 64$ .

(7) Minimum load on DOUT (pin 12), BCK (pin 11), LRCK (pin 10)

(8) Halt SCKI, BCK, LRCK.

### TYPICAL PERFORMANCE CURVES OF INTERNAL FILTER

All specifications at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $V_{DD} = 3.3\text{ V}$ , master mode,  $f_S = 44.1\text{ kHz}$ , system clock =  $384 f_S$ , oversampling ratio =  $\times 128$ , 24-bit data, unless otherwise noted

#### Decimation Filter Frequency Response




Figure 1.




Figure 2.




Figure 3.




Figure 4.

**TYPICAL PERFORMANCE CURVES OF INTERNAL FILTER (continued)**

All specifications at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $V_{DD} = 3.3\text{ V}$ , master mode,  $f_S = 44.1\text{ kHz}$ , system clock =  $384 f_S$ , oversampling ratio =  $\times 128$ , 24-bit data, unless otherwise noted

**LOW-CUT FILTER FREQUENCY RESPONSE**




Figure 5.




Figure 6.

### TYPICAL PERFORMANCE CURVES

All specifications at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $V_{DD} = 3.3\text{ V}$ , master mode,  $f_S = 44.1\text{ kHz}$ , system clock =  $384 f_S$ , oversampling ratio =  $\times 128$ , 24-bit data, unless otherwise noted

**TOTAL HARMONIC DISTORTION + NOISE  
VS  
TEMPERATURE**




Figure 7.

**DYNAMIC RANGE and SIGNAL-TO-NOISE RATIO  
VS  
TEMPERATURE**




Figure 8.

**TOTAL HARMONIC DISTORTION + NOISE  
VS  
SUPPLY VOLTAGE**




Figure 9.

**DYNAMIC RANGE and SIGNAL-TO-NOISE RATIO  
VS  
SUPPLY VOLTAGE**




Figure 10.



**TYPICAL PERFORMANCE CURVES (continued)**

All specifications at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $V_{DD} = 3.3\text{ V}$ , master mode,  $f_S = 44.1\text{ kHz}$ , system clock =  $384 f_S$ , oversampling ratio =  $\times 128$ , 24-bit data, unless otherwise noted




Figure 11.

G011




Figure 12.

G012

**OUTPUT SPECTRUM**




Figure 13.

G013





Figure 14.

G014

**TYPICAL PERFORMANCE CURVES (continued)**


All specifications at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $V_{DD} = 3.3\text{ V}$ , master mode,  $f_S = 44.1\text{ kHz}$ , system clock =  $384 f_S$ , oversampling ratio =  $\times 128$ , 24-bit data, unless otherwise noted



G015

Figure 15.

**SUPPLY CURRENT**



G016

Figure 16.

## DEVICE INFORMATION

### SYSTEM CLOCK

The PCM1803 supports  $256 f_s$ ,  $384 f_s$ ,  $512 f_s$ , and  $768 f_s$  as the system clock, where  $f_s$  is the audio sampling frequency. The system clock must be supplied on SCKI (pin 15).


The PCM1803 has a system clock-detection circuit that automatically senses if the system clock is operating at  $256 f_s$ ,  $384 f_s$ ,  $512 f_s$ , or  $768 f_s$  in slave mode. In master mode, the system clock frequency must be selected by MODE0 (pin 19) and MODE1 (pin 20), and  $768 f_s$  is not available. The system clock is divided automatically into 128  $f_s$  and 64  $f_s$ , and these frequencies are used to operate the digital filter and the delta-sigma modulator.

Table 1 shows the relationship of typical sampling frequency and system clock frequency, and Figure 17 shows system clock timing.

**Table 1. Sampling Frequency and System Clock Frequency**

SAMPLING FREQUENCY (kHz)	SYSTEM CLOCK FREQUENCY (MHz)			
	256 $f_s$	384 $f_s$	512 $f_s$	768 $f_s$ <sup>(1)</sup>
32	8.1920	12.2880	16.3840	24.5760
44.1	11.2896	16.9344	22.5792	33.8688
48	12.2880	18.4320	24.5760	36.8640
64	16.3840	24.5760	32.7680	49.1520
88.2	22.5792	33.8688	45.1584	–
96	24.5760	36.8640	49.1520	–

(1) Slave mode only.




SYMBOL	PARAMETER	MIN	MAX	UNIT
$t_w(\text{SCKH})$	System clock pulse duration, HIGH	8		ns
$t_w(\text{SCKL})$	System clock pulse duration, LOW	8		ns

**Figure 17. System Clock Timing**

### POWER-ON RESET SEQUENCE

The PCM1803 has an internal power-on reset circuit, and initialization (reset) is performed automatically at the time when power-supply voltage ( $V_{DD}$ ) exceeds 2.2 V (typical). While  $V_{DD} < 2.2$  V (typical) and for 1024 system clock cycles after  $V_{DD} > 2.2$  V (typical), the PCM1803 stays in the reset state and the digital output is forced to zero. The digital output becomes valid when a time period of  $4480/f_s$  has elapsed following release from the reset state. Figure 18 illustrates the internal power-on reset timing and the digital output for power-on reset.



T0014-05

Figure 18. Internal Power-On Reset Timing

### SERIAL AUDIO DATA INTERFACE

The PCM1803 interfaces the audio system through BCK (pin 11), LRCK (pin 10), and DOUT (pin 12).

### INTERFACE MODE

The PCM1803 supports master mode and slave mode as interface modes, and they are selected by MODE1 (pin 20) and MODE0 (pin 19) as shown in Table 2.

In master mode, the PCM1803 provides the timing of serial audio data communications between the PCM1803 and the digital audio processor or external circuit. While in slave mode, the PCM1803 receives the timing for data transfers from an external controller.

Table 2. Interface Mode

MODE1	MODE0	INTERFACE MODE
0	0	Slave mode (256 f <sub>S</sub> , 384 f <sub>S</sub> , 512 f <sub>S</sub> , 768 f <sub>S</sub> )
0	1	Master mode (512 f <sub>S</sub> )
1	0	Master mode (384 f <sub>S</sub> )
1	1	Master mode (256 f <sub>S</sub> )

#### Master Mode

In master mode, BCK and LRCK work as output pins, and these pins are controlled by timing which is generated in the clock circuit of the PCM1803. The frequency of BCK is fixed at LRCK × 64. The 768-f<sub>S</sub> system clock is not available in master mode.

#### Slave Mode

In slave mode, BCK and LRCK work as input pins. The PCM1803 accepts the 64-BCK/LRCK or 48-BCK/LRCK format (only for 384 f<sub>S</sub> and 768 f<sub>S</sub> system clocks), not the 32-BCK/LRCK format.

### DATA FORMAT


The PCM1803 supports four audio data formats in both master and slave modes, and the data formats are selected by FMT1 (pin 18) and FMT0 (pin 17) as shown in Table 3. Figure 19 illustrates the data formats in slave and master modes.

Table 3. Data Formats

FORMAT	FMT1	FMT0	DESCRIPTION
0	0	0	Left-justified, 24-bit
1	0	1	I <sup>2</sup> S, 24-bit
2	1	0	Right-justified, 24-bit
3	1	1	Right-justified, 20-bit


**FORMAT 0: FMT[1:0] = 00**

24-Bit, MSB-First, Left-Justified




**FORMAT 1: FMT[1:0] = 01**

24-Bit, MSB-First, I<sup>2</sup>S




**FORMAT 2: FMT[1:0] = 10**

24-Bit, MSB-First, Right-Justified



**FORMAT 3: FMT[1:0] = 11**

20-Bit, MSB-First, Right-Justified




T0016-11

Figure 19. Audio Data Formats (LRCK and BCK Work as Inputs in Slave Mode and as Outputs in Master Mode)

**INTERFACE TIMING**

Figure 20 and Figure 21 illustrate the interface timing in slave mode and master mode, respectively.




T0017-02

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
$t_{(BCKP)}$	BCK period	$1/(64 f_S)$			ns
$t_{(BCKH)}$	BCK pulse duration, HIGH	$1.5 \times t_{(SCKI)}$			ns
$t_{(BCKL)}$	BCK pulse duration, LOW	$1.5 \times t_{(SCKI)}$			ns
$t_{(LRSU)}$	LRCK setup time to BCK rising edge	40			ns
$t_{(LRHD)}$	LRCK hold time to BCK rising edge	20			ns
$t_{(LRCP)}$	LRCK period	10			$\mu s$
$t_{(CKDO)}$	Delay time, BCK falling edge to DOUT valid	-10		40	ns
$t_{(LRDO)}$	Delay time, LRCK edge to DOUT valid	-10		40	ns
$t_r$	Rising time of all signals			20	ns
$t_f$	Falling time of all signals			20	ns

NOTE: Timing measurement reference level is  $(V_{IH} + V_{IL})/2$ . Rising and falling time is measured from 10% to 90% of IN/OUT signal swing. Load capacitance of DOUT is 20 pF.  $t_{(SCKI)}$  means SCKI period time.

**Figure 20. Audio Data Interface Timing (Slave Mode: LRCK and BCK Work as Inputs)**



T0018-02

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
$t_{(BCKP)}$	BCK period	150	$1/(64 f_s)$	1000	ns
$t_{(BCKH)}$	BCK pulse duration, HIGH	65		600	ns
$t_{(BCKL)}$	BCK pulse duration, LOW	65		600	ns
$t_{(CKLR)}$	Delay time, BCK falling edge to LRCK valid	-10		20	ns
$t_{(LRCP)}$	LRCK period	10	$1/f_s$	65	$\mu$ s
$t_{(CKDO)}$	Delay time, BCK falling edge to DOUT valid	-10		20	ns
$t_{(LRDO)}$	Delay time, LRCK edge to DOUT valid	-10		20	ns
$t_r$	Rising time of all signals			20	ns
$t_f$	Falling time of all signals			20	ns

NOTE: Timing measurement reference level is  $(V_{IH} + V_{IL})/2$ . Rising and falling time is measured from 10% to 90% of IN/OUT signal swing. Load capacitance of all signals is 20 pF.

**Figure 21. Audio Data Interface Timing (Master Mode: LRCK and BCK Work as Outputs)**

## SYNCHRONIZATION WITH DIGITAL AUDIO SYSTEM


In slave mode, the PCM1803 operates under LRCK, synchronized with system clock SCKI. The PCM1803 does not need a specific phase relationship between LRCK and SCKI, but does require the synchronization of LRCK and SCKI.

If the relationship between LRCK and SCKI changes more than  $\pm 6$  BCKs for 64 BCK/frame ( $\pm 5$  BCKs for 48 BCK/frame) during one sample period due to LRCK or SCKI jitter, internal operation of the ADC halts within  $1/f_s$  and digital output is forced to zero data (BPZ code) until resynchronization between LRCK and SCKI occurs.

In case of changes less than  $\pm 5$  BCKs for 64 BCK/frame ( $\pm 4$  BCKs for 48 BCK/frame), resynchronization does not occur and the previously explained digital output control and discontinuity do not occur.

Figure 22 illustrates the digital output response for loss of synchronization and resynchronization. During undefined data, the PCM1803 can generate some noise in the audio signal. Also, the transition of normal to undefined data and undefined or zero data to normal creates a discontinuity in the data of the digital output, which can generate some noise in the audio signal.

It is recommended to set  $\overline{PDWN}$  (pin 7) to LOW once to get stable analog performance when the sampling rate, interface mode, data format, or oversampling control is changed.



T0020-05

Figure 22. ADC Digital Output for Loss of Synchronization and Resynchronization

**POWER DOWN**

$\overline{\text{PDWN}}$  (pin 7) controls operation of the entire ADC. During power-down mode, supply current for the analog portion is shut down and the digital portion is reset; also, DOUT (pin 12) is disabled. It is acceptable to halt the system clock during power-down mode so that power dissipation is minimized. The minimum LOW pulse duration of  $\overline{\text{PDWN}}$  pin is 100 ns.

Table 4. Power-Down Control

PWDN	Power-Down Mode
LOW	Power-down mode
HIGH	Normal operation mode

**HPF BYPASS**

The built-in function for dc-component rejection can be bypassed by BYPAS (pin 8) control. In bypass mode, the dc component of the input analog signal, internal dc offset, etc., also are converted and included in the digital output data.

Table 5. HPF Bypass Control

BYPAS	HPF (High-Pass Filter) Mode
LOW	Normal (no dc component in DOUT) mode
HIGH	Bypass (dc component in DOUT) mode

**OVERSAMPLING RATIO CONTROL**

OSR (pin 16) controls oversampling ratio of the delta-sigma modulator,  $\times 64$  or  $\times 128$ . The  $\times 128$  mode is available for  $f_s \leq 48$  kHz.

Table 6. Oversampling Control


OSR	Oversampling Ratio
LOW	$\times 64$
HIGH	$\times 128$ ( $f_s \leq 48$ kHz)



## APPLICATION INFORMATION

### TYPICAL CIRCUIT CONNECTION DIAGRAM

Figure 23 illustrates a typical circuit connection diagram where the cutoff frequency of the input HPF is about 160 kHz.



S0026-01

#### NOTES:

- $C_1, C_2$ : A 1- $\mu\text{F}$  electrolytic capacitor gives a 4-Hz ( $\tau = 1 \mu\text{F} \times 40 \text{ k}\Omega$ ) cutoff frequency for the input HPF in normal operation, and requires a power-on settling time with a 40-ms time constant during the power-on initialization period.
- $C_3, C_4$ : Bypass capacitors are 0.1- $\mu\text{F}$  ceramic and 10- $\mu\text{F}$  electrolytic, depending on layout and power supply.
- $C_5, C_6$ : Recommended capacitors are 0.1- $\mu\text{F}$  ceramic and 10- $\mu\text{F}$  electrolytic.
- $C_7, C_8, R_1, R_2$ : A 0.01- $\mu\text{F}$  film-type capacitor and 100- $\Omega$  resistor give a 160-kHz ( $\tau = 0.01 \mu\text{F} \times 100 \Omega$ ) cutoff frequency for the antialiasing filter in normal operation.

Figure 23. Typical Application Diagram

## BOARD DESIGN and LAYOUT CONSIDERATIONS

### $V_{CC}$ , $V_{DD}$ Pins

The digital and analog power-supply lines to the PCM1803 should be bypassed to the corresponding ground pins with 0.1- $\mu\text{F}$  ceramic and 10- $\mu\text{F}$  electrolytic capacitors as close to the pins as possible to maximize the dynamic performance of the ADC.

### AGND, DGND Pins

To maximize the dynamic performance of the PCM1803, the analog and digital grounds are not connected internally. These grounds should have low impedance to avoid digital noise feeding back into the analog ground. Therefore, they should be connected directly to each other under the part to reduce potential noise problems.

**APPLICATION INFORMATION (continued)** **$V_{INL}$ ,  $V_{INR}$  Pins**

The  $V_{INL}$  and  $V_{INR}$  pins need a simple external RC filter ( $f_c = 160$  kHz) as an antialiasing filter to remove out-of-band noise from the audio band. If the input signal includes noise with a frequency near the oversampling frequency ( $64 f_s$  or  $128 f_s$ ), the noise is folded into the baseband (audio band) signal through A-to-D conversion. The recommended R value is  $100 \Omega$ . Film-type capacitors of  $0.01\text{-}\mu\text{F}$  should be located as close as possible to the  $V_{INL}$  and  $V_{INR}$  pins and should be terminated to GND as close as possible to the AGND pin to maximize the dynamic performance of ADC, by suppressing kickback noise from the PCM1803.

 **$V_{REF1}$  Pin**

A  $0.1\text{-}\mu\text{F}$  ceramic capacitor and  $10\text{-}\mu\text{F}$  electrolytic capacitor are recommended between  $V_{REF1}$  and AGND to ensure low source impedance of the ADC references. These capacitors should be located as close as possible to the  $V_{REF1}$  pin to reduce dynamic errors on the ADC reference.

 **$V_{REF2}$  Pin**

The differential voltage between  $V_{REF2}$  and AGND sets the analog input full-scale range. A  $0.1\text{-}\mu\text{F}$  ceramic capacitor and  $10\text{-}\mu\text{F}$  electrolytic capacitor are recommended between  $V_{REF2}$  and AGND. These capacitors should be located as close as possible to the  $V_{REF2}$  pin to reduce dynamic errors on the ADC reference.

**DOUT Pin**

The DOUT pin has enough load drive capability, but if the DOUT line is long, locating a buffer near the PCM1803 and minimizing load capacitance is recommended to minimize the digital-analog crosstalk and maximize the dynamic performance of the ADC.

**System Clock**

The quality of the system clock can influence the dynamic performance, because the PCM1803 operates based on a system clock. Therefore, it may be required to consider the system-clock duty, jitter, and the time difference between system-clock transition and BCK or LRCK transition in the slave mode.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PCM1803DB	NRND	SSOP	DB	20	65	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCM1803	
PCM1803DBR	NRND	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCM1803	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCM1803DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCM1803DBR	SSOP	DB	20	2000	356.0	356.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
PCM1803DB	DB	SSOP	20	65	530	10.5	4000	4.1
PCM1803DB	DB	SSOP	20	65	500	10.6	500	9.6

# DB0020A



# PACKAGE OUTLINE

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



4214851/B 08/2019

### NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-150.

# EXAMPLE BOARD LAYOUT

DB0020A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4214851/B 08/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# EXAMPLE STENCIL DESIGN

DB0020A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4214851/B 08/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated