









RES11A JAJSS97 - DECEMBER 2023

RES11A マッチング済み、薄膜分割抵抗、1kΩ入力

1 特長

TEXAS

INSTRUMENTS

- 広い温度範囲:-40℃~+125℃
- 高比率マッチング精度:±0.05%(最大値)
- 低いドリフト:±2ppm/℃ TCR (最大値)

2 アプリケーション

- 高精度電圧分割器、高精度レベル変換 •
- ゲインおよび減衰アンプ
- CMRR の高い差動アンプ
- ゲイン精度の高いディスクリート計測アンプ
- ゲイン精度の高い完全差動アンプ
- ピンポイントのコンパレータ スレッショルド設定

3 概要

RES11A は、マッチングされた抵抗分割器のペア で、 テキサス・インスツルメンツの最新の高性能ア ナログ CMOS プロセスで薄膜 SiCr に実装されて います。このデバイスは、熱および電流ノイズを低減 するための公称入力抵抗が 1kΩ であり、幅広いシス テムの要求を満たすため、いくつかの公称比率で供給 されます。RES11A は、デバイスの配置を 180°回 転させるだけで、ゲインを反転した構成で使用できま す。この機能により、レイアウトの再利用がサポート され、ディスクリート計測機器や差動アンプの実装な どのアプリケーションで柔軟性が向上します。

RES11A シリーズは高い比率マッチング精度を特長 としており、各分割器の測定比率は公称値の ±120 ppm (標準値) 以内です。この精度は温度範囲全体に わたって維持され、最大比ドリフトはわずか ± 2ppm/



℃です。さらに、デバイスのバイアスされた長期安定 性は、徹底的な特性評価によって証明されています。

RES11A は、-40℃~+125℃の温度範囲で動作が規定 されています。このデバイスは 8 ピンの SOT-23-THIN パッケージで供給され、本体サイズは 2.9mm × 1.6mm です (本体サイズは公称値であり、ピンは含 まれていません)。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	パッケージ サイズ ⁽²⁾
RES11A	DDF (SOT-23-THIN、8)	2.9mm × 2.8mm

- 詳細については、セクション 11 を参照してください。 (1)
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場 (2) 合はピンも含まれます。

4월 🗆 사람 土용

部品番号 公称比						
RES11A10	1:1					
RES11A15 ⁽¹⁾	1 : 1.5					
RES11A16 ⁽¹⁾	1 : 1.667					
RES11A20 (1)	1:2					
RES11A25 ⁽¹⁾	1 : 2.5					
RES11A30 ⁽¹⁾	1:3					
RES11A40	1:4					
RES11A50 ⁽¹⁾	1:5					
RES11A90	1:9					
RES11A00	1 : 10					

(1) プレビュー情報 (事前情報ではありません)。



翻訳は概要を便宜的に提供するもので、自動化ツール (機械翻訳) を使用していることがあり、TI では翻訳の正確 ·スの元の言語は英語です。 🕰 性および妥当性につきましては一切保証いたしません。 実際の設計などの前には、ti.com で必ず最新の英語版をご参照くださいますようお願いいたしま



Table of Contents

1	特長	. 1
2	アプリケーション	.1
3	概要	. 1
4	Pin Configuration and Functions	.3
5	Specifications	. 4
	5.1 Absolute Maximum Ratings	. 4
	5.2 ESD Ratings	. 4
	5.3 Recommended Operating Conditions	.5
	5.4 Thermal Information	.5
	5.5 Electrical Characteristics	6
	5.6 Typical Characteristics	.9
6	Parameter Measurement Information	13
	6.1 DC Measurement Configurations	13
	6.2 AC Measurement Configurations	14
7	Detailed Description	15
	7.1 Overview	15
	7.2 Functional Block Diagram	15
	7.3 Feature Description	15
	7.4 Device Functional Modes	18

8 Application and Implementation	
8.1 Application Information	19
8.2 Typical Application	24
8.3 Power Supply Recommendations	27
8.4 Layout.	
9 Device and Documentation Support	30
9.1 Device Support	30
9.2 Documentation Support	
9.3 ドキュメントの更新通知を受け取る方法	31
9.4 サポート・リソース	31
9.5 Trademarks	31
9.6 静電気放電に関する注意事項	31
9.7 用語集	
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	31
11.1 Tape and Reel Information	
11.2 Mechanical Data	34



4 Pin Configuration and Functions



図 4-1. DDF Package, 8-Pin SOT-23-THN (Top View)

表 4-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.	TIFE	DESCRIPTION
GND/SUB	4, 8	Ground	Substrate bias connection. Only bias one GND/SUB pin. Float the other GND/SUB pin to prevent current return paths from forming through the substrate. See also $\pm 22 = 7.4$.
RG1	3	Input	Gain resistor connection for divider 1
RG2	5	Input	Gain resistor connection for divider 2
RIN1	1	Input	Input resistor connection for divider 1
RIN2	7	Input	Input resistor connection for divider 2
RMID1	2	Output	Center tap of divider 1
RMID2	6	Output	Center tap of divider 2

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNII	
V _{CM}	Maximum common mode voltage (any pin te	o GND/SUB)		±135	V	
ΔV _{DMAX}		RES11A10		±77.0		
		RES11A15		±64.2		
		RES11A16		±63.0		
		RES11A20		±57.8		
	Maximum instantaneous overload voltage per divider (RINx pin to RGx pin) ⁽²⁾	RES11A25		V		
		RES11A30		±102.7		
		RES11A40		±96.3		
		RES11A50		±94.6		
		RES11A90		±128.4		
		RES11A00		±135		
T _A	Ambient temperature		-55	150	°C	
TJ	Junction temperature		-55	150	°C	
T _{stg}	Storage temperature		-55	175	°C	

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Maximum instantaneous voltage permitted under transient conditions. Avoid sustained operation at these voltage levels because the resulting self-heating causes T_J to exceed 150°C.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discha	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1200	V
	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±2000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
	Maximum common-mode voltage (any pin to GN	ND/SUB)			±120	V
Maximum sustained current th pin to RMIDx pin, 10 years at $T_A = 25^{\circ}C)$ ⁽¹⁾		RES11A10		±8.93	±12.2	
		RES11A15		±8.93	±12.2	
		RES11A16		±8.93	±12.5	
		RES11A20		±8.93	±12.2	
	Maximum sustained current through R _{INx} (RINx	RES11A25		±7.44	±10.2	
	$T_{A} = 25^{\circ}C)^{(1)}$	RES11A30		±8.93	±12.2	mA
		RES11A40		±8.93	±12.2	
		RES11A50		±8.93	±12.5	
	Maximum sustained current through R_{Gx} (RGx pin to RMIDx pin, 10 years at $T_A = 25^{\circ}$ C) ⁽¹⁾	RES11A90		±8.93	±12.2	
		RES11A00		±7.44	±10.2	
		RES11A10		±8.93	±12.2	
		RES11A15		±5.95	±8.14	
		RES11A16		±5.36	±7.49	
		RES11A20		±4.47	±6.11	
		RES11A25		±5.95	±8.14	
		RES11A30		±5.95	±8.14	mA
		RES11A40		±4.47	±6.11	
		RES11A50		±3.57	±5.00	
		RES11A90		±2.98	±4.07	
		RES11A00		±2.98	±4.07	
T _A	Ambient temperature	1	-40		125	°C

(1) Assumes R_{0JA} = 156.2 °C/W. Applies whether the specified current is applied across a *single* divider, or *both* dividers simultaneously. For long-term use under static dc biases, keep the current less than or equal to the nominal value. For long-term use under dynamic conditions, keep the RMS current less than or equal to the maximum value. Adhere to the limitations in *Absolute Maximum Ratings*.

5.4 Thermal Information

		RES11A		
	THERMAL METRIC ⁽¹⁾	DDF (SOT-23-THIN)	UNIT	
		8 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	156.2	°C/W	
R _{θJC(top)}	Junction-to-case (top) thermal resistance	77.0	°C/W	
R _{θJB}	Junction-to-board thermal resistance	73.7	°C/W	
ΨJT	Junction-to-top characterization parameter	4.5	°C/W	
Ψ _{JB}	Junction-to-board characterization parameter	73.5	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



5.5 Electrical Characteristics

at $T_A = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	MIN TYP	MAX	UNIT
INITIAL RI	ESISTANCE					
		RES11A10		1		
		RES11A15		1.5		
		RES11A16		1.667		
		RES11A20		2		
G	Nominal ratio (P / P)	RES11A25		2.5		
G _{nom}		RES11A30		3		V/ V
		RES11A40		4		
		RES11A50		5		
		RES11A90		9		
		RES11A00		10		
			RES11A10		±500	
			RES11A15		±500	
			RES11A16		±500	
	Ratio tolerance of divider 1 ⁽¹⁾		RES11A20		±500	
+			RES11A25		±500	ppm
LD1		(K _{G1} / K _{IN1}) / G _{nom} – 1	RES11A30		±500	
			RES11A40	±120	±500	
			RES11A50		±500	
			RES11A90		±500	
			RES11A00		±500	
			RES11A10		±500	
			RES11A15		±500	
			RES11A16		±500	
			RES11A20		±500	
	Voltage-divider circuit tolerance of	(1 + G _{nom}) × (R _{IN1} / (R _{IN1} + R _{G1})) – 1	RES11A25		±500	nnm
	divider 1		RES11A30		±500	ppm
			RES11A40	±100	±500	
			RES11A50		±500	
			RES11A90		±500	
			RES11A00		±500	
			RES11A10		±500	
			RES11A15		±500	
			RES11A16		±500	
			RES11A20		±500	
+	Patio tolorance of divider 2 (1)		RES11A25		±500	nnm
'D2		$(\Gamma G_2 / \Gamma N_2) / G_{nom} - \Gamma$	RES11A30		±500	hhiii
			RES11A40	±120	±500	
			RES11A50		±500	
			RES11A90		±500	
			RES11A00		±500	



5.5 Electrical Characteristics (続き)

at $T_A = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	MIN TY	P MAX	UNIT	
			RES11A10		±500		
			RES11A15		±500		
			RES11A16		±500		
			RES11A20		±500		
	Voltage-divider circuit tolerance of	$(1 + G_{nom}) \times$	RES11A25		±500	ppm	
	divider 2	$(R_{IN2} / (R_{IN2} + R_{G2})) - 1$	RES11A30		±500		
			RES11A40	±10	0 ±500		
			RES11A50		±500		
			RES11A90		±500		
			RES11A00		±500		
			RES11A10		±1000		
			RES11A15		±1000		
t _M			RES11A16		±1000		
			RES11A20		±1000		
	Matching tolerance of dividers 1		RES11A25		±1000		
	and 2	$l_{D2} - l_{D1}$	RES11A30		±1000	- ppm - - -	
			RES11A40	±8	5 ±1000		
			RES11A50		±1000		
			RES11A90		±1000		
			RES11A00		±1000		
t _{abs}	Absolute tolerance (per resistor)	$(R_x / R_{xnom}) - 1$ ⁽³⁾		±	2 ±12	%	
	Absolute tolerance span	MAX (t _{absRIN1} , t _{absRG1} , t _{abs} MIN (t _{absRIN1} , t _{absRG1} , t _{abs}	MAX (t _{absRIN1} , t _{absRG1} , t _{absRIN2} , t _{absRG2}) — MIN (t _{absRIN1} , t _{absRG1} , t _{absRIN2} , t _{absRG2})		5	ppm	
RESISTA		-	-				
	Absolute temperature coefficient of resistance (per resistor) ⁽⁴⁾	(ΔR _x / R _{x(25°C)}) / ΔT _A	$T_{A} = -40C \text{ to } +125^{\circ}C$	±1	8	ppm/°C	
	Divider temperature coefficient of resistance (per divider) ⁽⁴⁾	$\Delta t_{Dx} / \Delta T_A$	$T_{A} = -40C \text{ to } +125^{\circ}C$	-0.	2 ±2	ppm/°C	
TCR	Matching temperature coefficient of resistance ⁽⁴⁾	$\Delta t_{M} / \Delta T_{A}$	$T_{A} = -40C \text{ to } +125^{\circ}C$	±0.0	5	ppm/°C	
	Absolute voltage coefficient of	ΔR _{INx} / ΔV _{RINx}	$V_{RINx} = 0 V to$ $V_{RINx} = 40 V$	±0.0	2	01/	
	resistance (per resistor) ^{(2) (4)}	$\Delta R_{Gx} / (\Delta V_{RGx} \times G_{nom})$	V _{RGx} = 0 V to V _{RGx} = 40 V	±0.0	2	52/V	
	Divider voltage coefficient of resistance (per divider) ⁽⁴⁾	$\Delta t_{Dx} / \Delta V_{Dx}$	$V_{Dx} = 0 V \text{ to } V_{Dx} = 40$ V	±	2	ppm/V	
VCR	Matching voltage coefficient of resistance ⁽⁴⁾	$(\Delta t_{D2} - \Delta t_{D1}) / \Delta V_{Dx}$	$V_{Dx} = 0 V \text{ to } V_{Dx} = 40 V$	±0.	5	ppm/V	
IMPEDAN	ICE						
		RINx to GND/SUB		2.	2		
C _{IN}	Pin capacitance ⁽⁴⁾	RGx to GND/SUB		1.	6	pF	
		RMIDx to GND/SUB		3.	3		



5.5 Electrical Characteristics (続き)

at $T_A = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
		Substrate bigged to CND	f = 10 kHz		-100		
		Substrate blased to GND	f = 1 MHz		-64		
		Cubatrata floating	f = 10 kHz		-98		uБ
		Substrate lioating	f = 1 MHz		-56		
	2 dB bandwidth (4)	Substrate biased to GND			35		
		Substrate biased to GND Substrate floating RES11A10 RES11A15			40		
		RES11A10		66.0			
		RES11A15		68.0			
		RES11A16		68.5			
		RES11A20		69.5			
		RES11A25		70.9			
CIVIRR		RES11A30		72.0			uБ
		RES11A40		74.0	95.4		
		RES11A50		75.6			
		RES11A90		80.0			
		RES11A00		80.8			

(1) Relation of R_{G1} / R_{IN1} or R_{G2} / R_{IN2} to nominal ratio.

(2) Relation of R_{G1} , R_{IN1} , R_{G2} , or R_{IN2} to nominal resistance.

(3) The specification is the result of this expression, given as a percentage (multiplied by 100%).

(4) Specified by characterization.

(5) The specification is the calculated CMRR when implemented in a difference amplifier configuration with an ideal op-amp, such that the only source of common-mode error is the resistor network. See the Optimizing CMRR in Differential Amplifier Circuits With Precision Matched Resistor Divider Pairs application note for more information. Effects over frequency are not included. If the circuit is configured in an attenuating gain, this result changes accordingly.



5.6 Typical Characteristics

at T_A = 25°C (unless otherwise noted)



______ 資料に関するフィードバック(ご意見やお問い合わせ)を送信 9



5.6 Typical Characteristics (continued)

at T_A = 25°C (unless otherwise noted)



Copyright © 2024 Texas Instruments Incorporated



5.6 Typical Characteristics (continued)

at T_A = 25°C (unless otherwise noted)



*資料に関するフィード/バック(ご意見やお問い合わせ)を送信*11





5.6 Typical Characteristics (continued)

at T_A = 25°C (unless otherwise noted)





6 Parameter Measurement Information

6.1 DC Measurement Configurations

An example of the circuit configuration used for dc measurements is shown in \boxtimes 6-1. Voltage V_{Dx} refers to the voltage across a given divider, such as V_{D1} for divider 1. Voltage V_{Rx} refers to the voltage across a given resistor, such as V_{RN1} for R_{IN1} or V_{RG1} for R_{G1}.



図 6-1. DC Measurement Terminology for Divider 1

When the RES11A is used to set the gain of an op amp (shown in \boxtimes 6-2), the ratio of the resistors in a divider sets the amplifier gain according to G = R_G / R_{IN}. Discrete-difference-amplifier and instrumentation-amplifier circuits are variations on this ratiometric use case. Typical and maximum parameter values for ratio tolerance (t_{D1}, t_{D2}) are expressed in terms of R_{Gx} / R_{INx} to simplify calculations for these circuits.

However, another valid use case of the RES11A is a simple voltage divider, where the midpoint voltage V_{MID} is equal to the input voltage V_D multiplied by $R_G / (R_{IN} + R_G)$, or by $R_{IN} / (R_{IN} + R_G)$ as shown in \boxtimes 6-3. Typical and maximum parameter values for ratio tolerance of these voltage-divider circuits, expressed in terms of $R_{INx} / (R_{INx} + R_{Gx})$, are provided.



⊠ 6-4 shows the circuit configuration used for CMRR calculations. For an ideal amplifier with no offset and infinite CMRR, the effective circuit CMRR is entirely a function of the matching of the resistors. See $\pm 22 = 2$ 8.1.1.1 and the *Optimizing CMRR in Differential Amplifier Circuits With Precision Matched Resistor Divider Pairs* application note for more information.



図 6-4. CMRR Calculation Reference Schematic

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィード/ヾック(ご意見やお問い合わせ)を送信 13

Product Folder Links: RES11A



6.2 AC Measurement Configurations

 \boxtimes 6-5 shows the circuit configuration used for capacitance measurements. For the RES11A, a 1-MΩ R_{KNOWN} resistance and 10-pF C_{KNOWN} capacitance are used. The circuit creates an impedance divider; the resulting gain-vs-frequency relationship is used to calculate the parasitic capacitance in parallel with the resistor under test (in this case, R_{IN1}). Calibration with an empty socket is performed to account for board parasitics. The ac source is swept from 100 Hz to 50 MHz.



図 6-5. Capacitance Measurement Reference Schematic

☑ 6-6 shows the circuit configuration that is used for bandwidth measurements. The ac source is swept from 100 kHz to 500 MHz.



図 6-6. Bandwidth Measurement Reference Schematic

☑ 6-7 shows the circuit configuration used for crosstalk measurements. The ac source is swept from 100 Hz to 100 MHz.







7 Detailed Description

7.1 Overview

The RES11A consists of four precision thin-film SiCr resistors, arranged to form two matched dividers. The device has two *input* resistors, R_{IN1} and R_{IN2} , both nominally 1 k Ω . The device also has two *gain* resistors, R_{G1} and R_{G2} , with values that depend on the nominal ratio (R_{Gx} / R_{INx}) of the RES11A device in question. The resistors are arranged with R_{IN1} and R_{G1} in series to form the first divider, and R_{IN2} and R_{G2} in series to form the second divider. Two GND pins are also provided to bias the device substrate.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Ratiometric Matching

The resistors of the RES11A are described by the following equations:

$$R_{IN1} = R_{INnom} \times (1 + t_{abs}) = R_{INnom} \times (1 + t_{RIN1}) \times (1 + t_{SiCr})$$
(1)

$$R_{IN2} = R_{INnom} \times (1 + t_{RIN2}) \times (1 + t_{SiCr})$$
⁽²⁾

$$R_{G1} = R_{Gnom} \times (1 + t_{RG1}) \times (1 + t_{SiCr})$$
(3)

$$R_{G2} = R_{Gnom} \times (1 + t_{RG2}) \times (1 + t_{SiCr})$$
(4)

 R_{INnom} and R_{Gnom} are the nominal values of each resistor. The parameter t_{abs} is an error term that describes the absolute tolerance of the RES11A device in question, such that $|t_{abs}| \le 12\%$. The absolute tolerance is dominated by the variation in the SiCr resistivity, t_{SiCr} . The four resistors of a given RES11A are interdigitated and come from the same area of the wafer; therefore, t_{SiCr} is effectively the same for each of the four resistors, although t_{SiCr} varies on a part-to-part basis. The following examples show that when each divider is considered in ratiometric terms, these error terms drop out. Parameter t_{Rx} is an error term that describes the remaining effective tolerance of each resistor of the given RES11A device after accounting for the universal t_{SiCr} .

$$\frac{R_{Gx}}{R_{INx}} = \frac{R_{Gnom} \times (1 + t_{RGx}) \times (1 + t_{SiCr})}{R_{INnom} \times (1 + t_{RINx}) \times (1 + t_{SiCr})} = \frac{R_{Gnom} \times (1 + t_{RGx})}{R_{INnom} \times (1 + t_{RINx})} = G_{nom} \times \frac{(1 + t_{RGx})}{(1 + t_{RINx})} = G_{x}$$

$$\frac{R_{INx}}{R_{INx} + R_{Gx}} = \frac{R_{INnom} \times (1 + t_{RINx}) \times (1 + t_{SiCr})}{R_{INnom} \times (1 + t_{RINx}) \times (1 + t_{SiCr})} = \frac{R_{INnom} \times (1 + t_{RINx})}{R_{INnom} \times (1 + t_{RINx}) \times (1 + t_{SiCr})} = \frac{R_{INnom} \times (1 + t_{RINx})}{R_{INnom} \times (1 + t_{RINx}) \times (1 + t_{SiCr})} = \frac{R_{INnom} \times (1 + t_{RINx})}{R_{INnom} \times (1 + t_{RINx}) \times (1 + t_{SiCr})} = \frac{R_{INnom} \times (1 + t_{RINx})}{R_{INnom} \times (1 + t_{RINx}) \times (1 + t_{SiCr})} = \frac{R_{INnom} \times (1 + t_{RINx})}{R_{INnom} \times (1 + t_{RINx}) \times (1 + t_{RINx}) \times (1 + t_{RINx})}$$
(5)

The RES11A is specified with a maximum divider ratio tolerance of 0.05%, meaning that the relationship between the actual divider ratio G_x and nominal ratio G_{nom} of a given divider *x* is described by the following:

$$G_{\rm x} = G_{\rm nom} \times (1 + t_{\rm Dx})$$

Copyright © 2024 Texas Instruments Incorporated

(7)

(6)



such that $t_{Dx} \le 0.05\%$. Because any devices that do not meet these criteria are screened out at final test, these equations can be used with ± 5 to prove the effective bounds of t_{Rx} . Therefore, despite the device absolute end-to-end tolerance bounds of $\pm 12\%$, the effective error tolerances of each resistor (for ratiometric applications) are within approximately $\pm 0.025\%$, for the worst-case t_{Rx} .

The RES11A is specified with a maximum divider matching tolerance of 0.1%, meaning that the relationship between the ratio of divider 1 (G_1) and ratio of divider 2 (G_2) is described by the following:

$$t_{\rm M} = t_{\rm D2} - t_{\rm D1} = \frac{G_2 - G_1}{G_{\rm nom}}$$
(8)

By definition, $|t_M| \le 0.1\%$. Again, the previous equations relate t_M to the parameters t_{DX} and t_{RX} . As a result of the interdigitation of the two dividers, the actual typical magnitude of t_M is significantly lower than this maximum value, depending on the specific RES11A device. This value is used to calculate the common-mode rejection ratio (CMRR) when implementing a difference amplifier circuit. For example, typical t_M for the RES11A40 is approximately 85 ppm, and the typical CMRR is 95.4 dB.

7.3.2 Ratiometric Drift

The ratiometric matching of the RES11A provides a benefit not just for initial conditions, but also when considering parametric drift. The resistors must be considered individually, in absolute terms, and ratiometrically to each other, in matched terms. The absolute temperature coefficients of each resistor show strong correlation, with the coefficient of R_{IN1} comparable to that of R_{IN2} and the coefficient of R_{G1} comparable to that of R_{G2}. The absolute temperature coefficient (in $\Omega/^{\circ}$ C) of each R_G is approximately G_{nom} times greater than that of the comparable R_{IN}; hence, the normalized absolute temperature coefficient (in ppm/°C) of every resistor is about the same.

Because the resistors of the RES11A are interdigitated, and occupy a small footprint, the die temperature of the device is effectively common to each of the four resistors. As the temperature changes, each resistor experiences a similar temperature rise. Because the resistors have very similar temperature coefficients, the ratio of R_G to R_{IN} is well preserved. For example, the RES11A40 has a typical absolute temperature coefficient of approximately 18 ppm/°C for R_{IN} or R_G . When considered in ratiometric terms, the typical temperature coefficient of t_{D1} or t_{D2} is –0.2 ppm/°C, and the temperature coefficient of t_M is 0.05 ppm/°C.



7.3.3 Predictable Voltage Coefficient

The voltage coefficients of the RES11A are almost entirely related to self-heating, where the power dissipated in the device raises the die temperature. As previously mentioned, the commonality of this temperature rise leads to a comparable shift in each resistor, such that the divider ratio is well preserved.

Applying voltage *V* across resistor or divider *R* results in the loss of a corresponding power dissipation of $P = V^2 / R$, in the form of heat in the device die. This heat leads to a localized increase in the junction temperature, which in turn causes the same parametric shifts previously discussed in the context of temperature coefficients. TCR is specified as a function of ambient temperature; therefore, use the effective junction-to-ambient thermal resistance to determine the effective temperature rise and calculate the nominal or expected shift.

$$R_{\text{expected}} = \frac{V_{\text{R}}^2}{R} \times R_{\text{\thetaJA effective}} \times \text{TCR}_{\text{abs}} \times R$$
(9)



The difference of the expected value of R from the actual value of R describes the actual-to-expected mismatch error of R, due to non-temperature-related effects on the voltage coefficient. Similar to the logarithmic conformity error of a logarithmic amplifier or the integrated nonlinearity error of an ADC, this error describes the deviations of the actual device behavior from the predictable behavior. While the absolute magnitude of the shift varies, the slope or trend is predictable.



図 7-3. Resistor Actual-to-expected Mismatch vs Voltage

The measured value of R for low bias (measured by sourcing a very small current) is used with the actual value of R to calculate the effective voltage coefficient of resistance.



(10)

 $Voltage \ coefficient \ (\Omega/V) = \frac{R_{biased} - R_{initial}}{V_{bias}}$

This exercise is repeated for each R_x , t_{D1} , t_{D2} , and t_M , to calculate the voltage coefficients associated with each parameter. For example, the RES11A40 has a typical absolute voltage coefficient of approximately 0.02 Ω/V for R_{IN} or R_G . When considered in ratiometric terms, the typical voltage coefficient of t_{D1} or t_{D2} is 2 ppm/V, and the voltage coefficient of t_M is 0.5 ppm/V.

7.3.4 Ultra-Low Noise

Noise in resistors can be evaluated in two separate regions: low-frequency flicker noise and wideband thermal noise. Flicker, or 1/f noise, is extremely important for systems that require signal gain at frequencies less than 100 Hz. Thermal noise typically dominates in the region greater than 1 kHz, and increases as resistor magnitude increases. Noise is modeled as a voltage source in series with the resistor.

For a resistive divider such as the RES11A, the thermal noise as measured at the center tap of two resistors, R_{IN} and R_G , is equivalent to the thermal noise of a resistor with value $R_{IN} \parallel R_G$:

$$e_N = \sqrt{(4k_B T R)} \tag{11}$$

where:

- e_N is the thermal noise density in nV/ \sqrt{Hz}
- *T* is the absolute temperature in kelvins (K)
- k_B is the Boltzmann constant, 1.381 × 10-23 J/K

• *R* = R_{IN} || R_G

As an example, for the RES11A40 at 25°C:

$$e_N = \sqrt{(4k_B T R)} = \sqrt{4 \times 1.38 E^{-23} \frac{J}{K} \times 278 K \times (1 \ k\Omega \parallel 4 \ k\Omega)} = 3.5 \ \text{nV} / \sqrt{\text{Hz}}$$
(12)

7.4 Device Functional Modes

The RES11A is typically used with the two independently biased resistor dividers. R_{IN1} and R_{G1} in series form a resistive divider, with R_{IN2} and R_{G2} in series forming another divider. However, the two dividers do not have to be used independently. The resistors can be connected in series or in parallel like any other resistor.

Use one of the two GND pins to bias the part substrate. Connect the substrate to signal ground or a similar low-impedance bias point or plane for best noise rejection. While two GND/SUB connection pins are available on the device, connect only *one* of these to the ground plane. The two GND pins are internally connected through the substrate, which is not intended to conduct significant currents. Connect only *one* GND pin at a time and leave the other pin floating to prevent current return paths from developing through the substrate.



8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Discrete Difference Amplifier

The RES11A is commonly used to implement a simple difference amplifier. The ratiometric matching between the two resistor dividers improves CMRR performance and gain drift for the circuit, when compared to a similar implementation using unmatched discrete resistors. The basic circuit is shown in 🛛 8-1.



図 8-1. Discrete Difference Amplifier Using RES11A

8.1.1.1 Difference-Amplifier Common-Mode Rejection Analysis

In this simple difference amplifier configuration, the nominal CMRR is calculated as:

$$CMRR = 20 \times \log_{10} \left(\left| \frac{A_{\rm D}}{A_{\rm CM}} \right| \right)$$
(14)

The term A_D is the differential gain of the circuit, and the term A_{CM} is the common-mode gain of the circuit. These are defined as the following:

$$A_{\rm D} \times = \frac{V_{\rm OUT}}{V_{\rm D}} = 0.5 \times \frac{\left(\frac{R_{\rm G1}}{R_{\rm G1} + R_{\rm IN1}}\right) + \left(\frac{R_{\rm G2}}{R_{\rm G2} + R_{\rm IN2}}\right)}{\left(\frac{R_{\rm IN2}}{R_{\rm G2} + R_{\rm IN2}}\right)}$$
(15)

$$A_{CM} = \frac{V_{OUT}}{V_{CM}} = \frac{\left(\frac{R_{G1}}{R_{G1} + R_{IN1}}\right) - \left(\frac{R_{G2}}{R_{G2} + R_{IN2}}\right)}{\left(\frac{R_{IN2}}{R_{G2} + R_{IN2}}\right)}$$
(16)

Therefore,

Copyright © 2024 Texas Instruments Incorporated



$$CMRR = 20 \times \log_{10} \left(\left| 2 \times \frac{R_{G1} \times (R_{IN2} + R_{G2}) - R_{G2} \times (R_{IN1} + R_{G1})}{R_{G1} \times (R_{IN2} + R_{G2}) + R_{G2} \times (R_{IN1} + R_{G1})} \right| \right)$$
(17)

When this expression is evaluated with the definitions given in $\pm 2 \rightarrow 3 \rightarrow 7.3.1$, assuming the worst-case scenario of the most unbalanced divider matching possible,

$$CMRR = 20 \times \log_{10} \left(\left| \frac{G_{nom} + 1 + t_{Rx}^{2} (1 - G_{nom})}{4 \times t_{Rx}} \right| \right)$$
(18)

Because $t_{Rx}^2 \ll 1$, the worst-case CMRR is approximated as

$$CMRR = 20 \times \log_{10} \left(\left| \frac{G_{nom} + 1}{4 \times t_{Rx}} \right| \right)$$
(19)

By definition, the parameter t_M describes the effective error that is otherwise equivalent to $4 \times t_x$ for an unmatched divider network, and so the maximum value of t_M can be used to calculate the same worst-case result. Likewise, the typical value of t_M can be used to approximate the typical CMRR.

$$CMRR = 20 \times \log_{10} \left(\left| \frac{G_{nom} + 1}{t_{M}} \right| \right)$$
(20)

For example, the worst-case CMRR for a RES11A40 device with G = 4 is approximately 74.0 dB, with a typical CMRR of approximately 95.4 dB. In comparison, implementation of a comparable G = 4 difference amplifier with unmatched 0.1%-tolerance resistors results in a worst-case CMRR of approximately 62 dB.

In a difference amplifier configuration, the CMRR of the op amp contributes error as well. The op-amp CMRR is considered in parallel with the CMRR of the resistor network, as per the following equation:

$$\frac{1}{\text{CMRR}_{\text{TOTAL}}} = \frac{1}{\text{CMRR}_{\text{AMP}}} + \frac{1}{\text{CMRR}_{\text{RESISTORS}}}$$
(21)

Additional mismatches in the divider end-to-end resistances reduce the effective CMRR of a difference amplifier. While the low absolute tolerance span of the RES11A (235 ppm typical) helps reduce these concerns, parasitic trace resistances can lead to additional mismatches that impact the CMRR specs. Bench results from a difference amplifier implementation of the RES11A40 and the OPA210 are presented for various deliberate input-impedance mismatches.



図 8-2. Effect of Input Impedance Mismatch on Common-mode Rejection Ratio

8.1.2 Discrete Instrumentation Amplifiers

The RES11A can be used to in conjunction with a dual-channel operational amplifier to implement a discrete instrumentation amplifier (INA). The ratiometric matching between the two resistor dividers improves CMRR



performance for the circuit when compared to a similar implementation using unmatched discrete resistors, and results in better overtemperature and overaging gain drift characteristics. INAs are often used instead of difference amplifiers when high input impedance and low bias currents are needed, such as when measuring bridge sensors.

Discrete INAs are often configured as a differential-input differential-output circuit as shown in 🗵 8-3. While not shown, if needed, use an additional discrete difference amplifier stage (requiring a second RES11A and another op-amp channel) to convert the differential output voltage to a single-ended voltage (for example, when driving a single-ended ADC). This extra stage can also add an additional offset and provide additional gain, effectively mimicking the common three-amplifier INA architecture.



図 8-3. Differential-Input, Differential-Output Instrumentation Amplifier Using the RES11A

Less commonly, a discrete INA can be implemented as a differential-input, single-ended output circuit as shown in 🛛 8-4. This topology maintains high input impedances, allows an offset to be applied, and gives a single-ended output without requiring a third amplifier channel. The offset must be driven by a low-impedance source, such as a reference buffer. When designing a discrete INA, carefully consider the output swing and input common-mode range limitations of the amplifiers used in the circuit design process.

$$V_{OUT} = (V_{IN+} - V_{IN-}) \times \left(1 + \frac{R_G}{R_{IN}}\right) + V_{REF}$$
(23)





図 8-4. Differential-Input, Single-Ended Output Instrumentation Amplifier Using the RES11A



8.1.2.1 Instrumentation Amplifier Common-Mode Rejection Analysis

The differential-input, differential-output instrumentation amplifier shown in \boxtimes 8-3 has a common-mode gain of A_{CM} = 1 V/V. The differential gain is described by the following (assuming an ideal amplifier):

$$A_{\rm D} = \frac{R_{\rm G1} + R_{\rm G2}}{R_{\rm IN1} + R_{\rm IN2}} + 1 = G_{\rm nom} \times \frac{(1 \pm t_{\rm RG1}) + (1 \pm t_{\rm RG2})}{(1 \pm t_{\rm RIN1}) + (1 \pm t_{\rm RIN2})} + 1$$
(24)

Because the worst-case-stage CMRR occurs when the differential gain is lowest, and the common-mode gain is unity, the minimum CMRR is evaluated as:

$$\frac{A_{\rm D}}{A_{\rm CM}} = G_{\rm nom} \times \frac{(1 - t_{\rm RG1}) + (1 - t_{\rm RG2})}{(1 + t_{\rm RIN1}) + (1 + t_{\rm RIN2})} + 1 = G_{\rm nom} \times \frac{1.9995}{2.0005} + 1$$
(25)

For example, for an instrumentation amplifier with RES11A90, the worst-case CMRR is:

$$\frac{A_{\rm D}}{A_{\rm CM}} = G_{\rm nom} \times \frac{(1 - t_{\rm RG1}) + (1 - t_{\rm RG2})}{(1 + t_{\rm RIN1}) + (1 + t_{\rm RIN2})} + 1 = 9 \, \text{V/V} \times \frac{1.9995}{2.0005} + 1 = 9.9955 \, \text{V/V}$$
(26)

8.1.3 Fully Differential Amplifier

The RES11A can be used to set the gain of a fully differential amplifier, such as the THP210. The ratiometric matching between the two resistor dividers leads to improved gain matching and CMRR performance for the circuit, when compared to a similar implementation using unmatched discrete resistors.

☑ 8-5 shows a generic schematic representation of a fully differential amplifier driving a differential ADC, with a RES11A used to set the amplifier gain.



図 8-5. Fully-differential Amplifier Gain Setting Using RES11A



8.2 Typical Application

8.2.1 Common-Mode Shifting Input Stage

The RES11A can be used to implement a common-mode attenuator at the high-impedance inputs of an instrumentation amplifier (INA). This configuration extends the usable signal range, so long as the maximum differential voltage limitation of each resistor divider is respected.

 \boxtimes 8-6 shows an example of a high-side current-sense circuit where a differential voltage, V_{SHUNT}, develops across a sense resistor with an undesirably high common-mode voltage V_{CM}. V_{REF} is used to shift input common-mode voltages V_{MID1} and V_{MID2} to levels within the specified input common-mode range of the INA. The amplifier output, V_{OUT}, is a scaled function of V_{SHUNT}, such that nominally:

$$V_{OUT} = V_{SHUNT} \times \left(\frac{R_{IN}}{R_G + R_{IN} + R_{EQUIV}}\right)$$
(28)

 V_{OUT} can be gained up further by the INA stage, to make maximal use of the effective resolution of a downstream ADC. In practice R_{EQUIV} is optional; however, if $R_{EQUIV} = R_{SHUNT}$, this resistance equalizes the nominal impedance between V_{CM} and each of the INA high-impedance inputs, thus improving CMRR performance. Select an INA with input bias currents I_{B1} and $I_{B2} << I_{STATIC1}$ and $I_{STATIC2}$, such as the INA333 or INA823. Select a RES11A device with a sufficiently high divider series resistance so that $I_{STATIC1}$ and $I_{STATIC2} << I_{LOAD}$.



図 8-6. RES11A Common-Mode Shifting Circuit

To achieve a desired nominal input common-mode voltage, V_{MID1TARGET}, set V_{REF} as follows:

$$V_{\text{REF}} = V_{\text{MID1TARGET}} \times \left(\frac{R_{\text{G}} + R_{\text{IN}} + R_{\text{EQUIV}}}{R_{\text{G}} + R_{\text{EQUIV}}}\right) - V_{\text{CM}} \times \left(\frac{R_{\text{G}} + R_{\text{IN}} + R_{\text{EQUIV}}}{R_{\text{G}} + R_{\text{EQUIV}}} - 1\right)$$
(29)

8.2.1.1 Design Requirements

Consider a level-shifting application where a high-side current shunt measurement from an 18-V supply rail must be measured by a 3.3-V amplifier and ADC.

PARAMETER	DESIGN GOAL
Input V _{BUS}	18 V
ILOAD	300 mA (maximum)
R _{SHUNT}	1 Ω
ADC full-scale range (target V_{OUT})	3.3 V
Possible V _{REF} voltages	3.3 V, 0 V

8.2.1.2 Detailed Design Procedure

The design parameters are used with the aforementioned equations to select a nominal target G. When the possible V_{REF} voltages available in the system are considered, $V_{REF} = 0$ V with G = 9 is found to result in a V_{MID1} value of 1.8 V, well within the input common-mode range of a 3.3-V rail-to-rail amplifier such as the OPA392. When the corresponding RES11A90 is employed, the loss terms I_{STATIC1} and I_{STATIC2} are nominally 1.80 mA and 1.77 mA for I_{LOAD} = 300 mA, resulting in an effective floor of 1.77 mA for I_{LOAD}. For simplicity, the error contributions of the INA stage V_{OS} and I_B are ignored.

For the INA stage, an integrated TI instrumentation amplifier (IA) can be used. Alternatively, a discrete approach can be implemented using another RES11A device or devices, and one or more op amps. For this example, an IA stage is constructed with two channels of a OPA4392 and a second RES11A90 (R_{IN3} , R_{G3} , R_{IN4} , and R_{G4}). This stage is in turn cascaded with a difference amplifier stage, constructed with the third amplifier channel and a RES11A00 (R_{IN5} , R_{G5} , R_{IN6} , and R_{G6}). The level-shifting stage gain of 10⁻¹, multiplied by the instrumentation amplifier stage gain of 10, results in an effective unity-gain transfer function for V_{SHUNT} . Therefore, the differential output voltage for this stage is approximately 0.3 V, with amplifier outputs of 1.936 V and 1.634 V. After the final difference amplifier stage gain of G = 10, the common-mode voltage drops out and the maximum value of the resulting V_{OUT} is nominally 3.0 V, compatible with a single-ended 3.3-V ADC such as the ADS7046. If desired, the fourth channel of the OPA4392 can be used to buffer this output signal and serve as a dedicated ADC driver.



図 8-7. High-Side Current Shunt Common-Mode Shifting Circuit



8.2.1.3 Application Curves





8.3 Power Supply Recommendations

The ratio of a given RES11A device dictates the maximum differential voltage rating for the resistor dividers of the device. See the *Absolute Maximum Ratings* and *Recommended Operating Conditions* for device-specific values under transient and sustained bias conditions, respectively. See \boxtimes 8-12 for approximate values, assuming R_{0JA} = 156.2°C/W and that both dividers are biased to the same dc voltage at the same time. Keep T_J less than the absolute maximum rating of 150°C.



図 8-12. Maximum Recommended Divider Voltage vs Ambient Temperature

8.4 Layout

8.4.1 Layout Guidelines

For best operational performance of the device, use good printed-circuit board (PCB) layout practices, including:

- Reduce parasitic coupling by running input traces as far away from supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit. For differential circuits, match the length of the input traces as best possible.
- Keep high impedance input signals away from noisy traces.
- Make sure system supply voltages are adequately filtered.
- Clean the PCB following board assembly for best performance.
- Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the plastic package. Following any aqueous PCB cleaning process, bake the PCB assembly to remove moisture introduced into the device packaging during the cleaning process. A low temperature, post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.
- Only connect one of the two GND/SUB pins to the ground plane, to prevent the formation of current return paths through the device substrate. Float the other GND/SUB pin.



8.4.2 Layout Examples

In the following examples, the RES11A is shown with a VSSOP amplifier and 0402-size decoupling capacitors.



図 8-13. Single-Layer Difference Amplifier Implementation



図 8-14. Single-Layer Instrumentation Amplifier Implementation



図 8-15. Front-and-Back Instrumentation Amplifier Implementation





For 🛛 8-17, two RES11A devices (bottom side) and one dual-channel op-amp (top side) are used.



図 8-17. Front-and-Back Dual Difference Amplifiers Implementation



9 Device and Documentation Support

9.1 Device Support

9.1.1 Development Support

9.1.1.1 PSpice[®] for TI

PSpice[®] for TI は、アナログ回路の性能評価に役立つ設計およびシミュレーション環境です。レイアウトと製造 に移る前に、サブシステムの設計とプロトタイプ・ソリューションを作成することで、開発コストを削減し、 市場投入までの期間を短縮できます。

9.1.1.2 TINA-TI™シミュレーション・ソフトウェア(無償ダウンロード)

TINA-TI[™] シミュレーション・ソフトウェアは、SPICE エンジンをベースにした単純かつ強力な、使いやすい回 路シミュレーション・プログラムです。TINA-TI シミュレーション・ソフトウェアは、TINA[™] ソフトウェアの すべての機能を持つ無償バージョンで、パッシブ・モデルとアクティブ・モデルに加えて、マクロモデルのラ イブラリがプリロードされています。TINA-TI シミュレーション・ソフトウェアには、SPICE の標準的な DC 解析、過渡解析、周波数ドメイン解析などの全機能に加え、追加の設計機能が搭載されています。

TINA-TI シミュレーション・ソフトウェアは設計ツールとシミュレーション Web ページから無料でダウンロ ードでき、ユーザーが結果をさまざまな方法でフォーマットできる、広範な後処理機能を備えています。仮想 計測器により、入力波形を選択し、回路ノード、電圧、および波形をプローブして、動的なクイック・スター ト・ツールを作成できます。

注

これらのファイルを使用するには、TINA ソフトウェアまたは TINA-TI ソフトウェアがインストール されている必要があります。TINA-TI™ ソフトウェア・フォルダから、無償の TINA-TI シミュレーシ ョン・ソフトウェアをダウンロードしてください。

9.1.1.3 TI のリファレンス・デザイン

TIのリファレンス・デザインは、TIの高精度アナログ・アプリケーション専門家により作成されたアナログ・ ソリューションです。TIのリファレンス・デザインは、動作原理、部品の選択、シミュレーション、完全な PCB 回路図およびレイアウト、部品表、測定済みの性能を提供します。TIのリファレンス・デザインは、 http://www.ti.com/ww/en/analog/precision-designs/からオンラインで入手できます。

9.1.1.4 フィルタ設計ツール

フィルタ設計ツールは単純で強力な、使いやすいアクティブ・フィルタ設計プログラムです。フィルタ設計ツ ールを使用すると、TIのベンダ・パートナーからの TI 製オペアンプやパッシブ・コンポーネントを使用して、 最適なフィルタ設計を作成できます。

フィルタ設計ツールは、設計ツールとシミュレーション Web ページから Web 対応ツールとして利用でき、包括的な複数段アクティブ・フィルタ・ソリューションをわずか数分で設計、最適化、シミュレーションできます。



9.2 Documentation Support

9.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Optimizing CMRR in Differential Amplifier Circuits With Precision Matched Resistor Divider Pairs application note
- Texas Instruments, THP210 Ultra-Low Offset, High-Voltage, Low-Noise, Precision, Fully-Differential Amplifier data sheet
- Texas Instruments, OPAx392 Precision, Low-Offset-Voltage, Low-Noise, Low-Input-Bias-Current, Rail-to-Rail I/O, e-trim™ Operational Amplifiers data sheet

9.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。 [通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることがで きます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.4 サポート・リソース

テキサス・インスツルメンツ E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒ ントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をし たりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

9.5 Trademarks

TINA-TI[™] and テキサス・インスツルメンツ E2E[™] are trademarks of Texas Instruments. TINA[™] is a trademark of DesignSoft, Inc. PSpice[®] is a registered trademark of Cadence Design Systems, Inc. すべての商標は、それぞれの所有者に帰属します。

9.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
December 2023	*	Initial Release

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



٦

11.1 Tape and Reel Information





7.0	Dimension designed to decommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Pocket Quadrants

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PRES11A00QDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
PRES11A10QDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
PRES11A150QDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
PRES11A16QDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
PRES11A20QDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
PRES11A25QDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
PRES11A30QDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
PRES11A40QDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
PRES11A50QDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
PRES11A90QDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PRES11A00QDDFRQ1	SOT-23-THIN	DFF	8	3000	201.0	185.0	35.0
PRES11A10QDDFRQ1	SOT-23-THIN	DFF	8	3000	201.0	185.0	35.0
PRES11A15QDDFRQ1	SOT-23-THIN	DFF	8	3000	201.0	185.0	35.0
PRES11A16QDDFRQ1	SOT-23-THIN	DFF	8	3000	201.0	185.0	35.0
PRES11A20QDDFRQ1	SOT-23-THIN	DFF	8	3000	201.0	185.0	35.0
PRES11A25QDDFRQ1	SOT-23-THIN	DFF	8	3000	201.0	185.0	35.0
PRES11A30QDDFRQ1	SOT-23-THIN	DFF	8	3000	201.0	185.0	35.0
PRES11A40QDDFRQ1	SOT-23-THIN	DFF	8	3000	201.0	185.0	35.0
PRES11A50QDDFRQ1	SOT-23-THIN	DFF	8	3000	201.0	185.0	35.0
PRES11A90QDDFRQ1	SOT-23-THIN	DFF	8	3000	201.0	185.0	35.0



11.2 Mechanical Data

DDF0008A



PACKAGE OUTLINE

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

exceed 0.15 mm per side.





EXAMPLE BOARD LAYOUT

DDF0008A

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





EXAMPLE STENCIL DESIGN

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.7. Board assembly site may have different recommendations for stencil design.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
RES11A40DDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	R1140	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OUTLINE

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.



EXAMPLE BOARD LAYOUT

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



EXAMPLE STENCIL DESIGN

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



^{7.} Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated