

## SM72295 Photovoltaic Full Bridge Driver

 Check for Samples: [SM72295](#)

### FEATURES

- Renewable Energy Grade
- Dual Half Bridge MOSFET Drivers
- Integrated 100V Bootstrap Diodes
- Independent High and Low Driver Logic Inputs
- Bootstrap Supply Voltage Range up to 115V DC
- Two Current Sense Amplifiers with Externally Programmable Gain and Buffered Outputs
- Programmable Over Voltage Protection
- Supply Rail Under-Voltage Lockouts with Power Good Indicator


### DESCRIPTION

The SM72295 is designed to drive 4 discrete N type MOSFET's in a full bridge configuration. The drivers provide 3A of peak current for fast efficient switching and integrated high speed bootstrap diodes. Current sensing is provided by 2 transconductance amplifiers with externally programmable gain and filtering to remove ripple current to provide average current information to the control circuit. The current sense amplifiers have buffered outputs available to provide a low impedance interface to an A/D converter if needed. An externally programmable input over voltage comparator is also included to shutdown all outputs. Under voltage lockout with a PGOOD indicator prevents the drivers from operating if VCC is too low.

### PACKAGE

- SOIC-28


### Typical Application Circuit



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

## Connection Diagram



**Figure 1. Top View  
SOIC-28**

### PIN DESCRIPTIONS

Pin	Name	Description	Application Information
1	SIA	Sense high input for input current sense transconductance amplifier	Tie to positive side of the current sense resistor through an external gain programming resistor (RI). Amplifier transconductance is 1/RI.
2	SOA	Sense low input for input current sense transconductance amplifier	Tie to negative side of the current sense resistor through an external gain programming resistor. Amplifier transconductance is 1/RI.
3	IIN	Output for current sense transconductance amplifier	Output of the input current sense amplifier. Requires an external resistor to ground (RL). Gain is RL/RI, where RI is the external resistor in series with the SIA pin.
4	BIN	Buffered IIN	Buffered IIN.
5	AGND	Analog ground	Ground return for the analog circuitry. Tie to the ground plane under the IC
6, 9	LIA, LIB	Low side driver control input	The inputs have TTL type thresholds. Unused inputs should be tied to ground and not left open.
7, 8	HIA, HIB	High side driver control input	The inputs have TTL type thresholds. Unused inputs should be tied to ground and not left open.
10	PGOOD	Power good indicator output	Open drain output with an internal pull-up resistor to VDD indicating VCC is in regulation. PGOOD low implies VCC is out of regulation.
11	BOUT	Buffered IOUT	Buffered IOUT.
12	IOUT	Output for current sense comparator.	Output of the output current sense amplifier. Requires an external resistor to ground (RL). Gain is RL/RI, where RI is the external resistor in series with the SIB pin.
13	S0B	Sense low input for output current sense amplifier	Tie to negative side of the current sense resistor through an external gain programming resistor. Amplifier transconductance is 1/RI.
14	SIB	Sense high input for output current sense amplifier	Tie to positive side of the current sense resistor through an external gain programming resistor (RI). Amplifier transconductance is 1/RI.
15	OVP	Over voltage indicator output	Open drain output with an internal pull-up resistor to VDD indicating OVS >VDD. OVP is low when OVS>VDD.
16	OVS	Sense input for over voltage	Requires an external resistor divider. VDD is the reference voltage.
17	VDD	3.3V or 5V regulator output	Bypass with 0.1uF. Reference for over voltage shutdown and IOUT/IIN clamp
18, 28	HSA, HSB	High side MOSFET source connection	Connect to bootstrap capacitor negative terminal and the source of the high side MOSFET.

**PIN DESCRIPTIONS (continued)**

Pin	Name	Description	Application Information
19, 27	HOA, HOB	High side gate driver output	Connect to gate of high side MOSFET with a short low inductance path.
20,26	HBA, HBB	High side gate driver bootstrap rail.	Connect the positive terminal of the bootstrap capacitor to HB and the negative terminal to HS. The bootstrap capacitor should be placed as close to IC as possible.
21,25	VCCA, VCCB	Positive gate drive supply	Locally decouple to PGND using low ESR/ESL capacitor located as close to IC as possible.
22, 24	LOA, LOB	Low side gate driver output	Connect to the gate of the low side MOSFET with a short low inductance path.
23	PGND	Power ground return	Ground return for the LO drivers. Tie to the ground plane under the IC



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

**Absolute Maximum Ratings<sup>(1)(2)</sup>**

VCCA, VCCB	-0.3 to 14V
VDD	-0.3 to 7V
HBA to HSA, HBB to HSB	-0.3 to 15V
LIA,LIB,HIA,HIB,OVS	-0.3 to 7V
LOA,LOB	-0.3 to VCC+ 0.3V
HOA,HOB	HS-0.3 to HB + 0.3V
SIA,SOA,SIB,SOB	-0.3 to 100V
SIA to SOA, SIB to SOB	-0.8 to 0.8V
HSA,HSB <sup>(3)</sup>	-5 to 100V
HBA, HBB	115V
PGOOD, OVP	-0.3 to VDD
IIN, IOUT	-0.3 to VDD
BIN, BOUT	-0.3 to VDD
Junction Temperature	150°C
Storage Temperature Range	-55°C to +150°C
ESD Rating <sup>(4)</sup>	Human Body Model 2 kV

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is ensured. Operating Ratings do not imply ensured performance limits. For ensured performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.
- (3) In the application the HS nodes are clamped by the body diode of the external lower N-MOSFET, therefore the HS node will generally not exceed -1V. However, in some applications, board resistance and inductance may result in the HS node exceeding this stated voltage transiently. If negative transients occur, the HS voltage must never be more negative than VCC-15V. For example if VCC = 10V, the negative transients at HS must not exceed -5V.
- (4) The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. 2 kV for all pins except HB, HO & HS which are rated at 1000V.

## Recommended Operating Conditions

VCCA, VCCB	+8V to +14V
VDD	+3V to 7V
SI, SO common mode	VDD+1V to 100V
HS <sup>(1)</sup>	-1V to 100V
HBA, HBB	HS+7V to HS+14V
HS Slew Rate	<50V/ns
Junction Temperature	-40°C to +125°C

- (1) In the application the HS nodes are clamped by the body diode of the external lower N-MOSFET, therefore the HS node will generally not exceed -1V. However, in some applications, board resistance and inductance may result in the HS node exceeding this stated voltage transiently. If negative transients occur, the HS voltage must never be more negative than VCC-15V. For example if VCC = 10V, the negative transients at HS must not exceed -5V.

## Electrical Characteristics<sup>(1)</sup>

Specifications in standard typeface are for  $T_J = 25^\circ\text{C}$ , and those in boldface type apply over the full operating junction temperature range. No load on LO & HO, VCC = 10V, VDD = 5V, HB-HS = 10V, OVS = 0V unless otherwise indicated.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>SUPPLY CURRENTS</b>						
$I_{DD}$	VDD Quiescent Current	SIA = SOB, SIB = SOB.		25	<b>40</b>	$\mu\text{A}$
$I_{CC}$	VCC Quiescent Current (ICCA+ICCB)	All outputs off		500	<b>800</b>	$\mu\text{A}$
$I_{CCO}$	VCC Operating Current (ICCA+ICCB)	LOA & LOB switching at 200kHz		2.2	<b>3</b>	mA
$I_{HB}$	HBA, HBB Quiescent Current	All outputs off		55	<b>200</b>	$\mu\text{A}$
$I_{HBO}$	HBA, HBB Operating Current	HOA & HOB switching at 200kHz		700	<b>1000</b>	$\mu\text{A}$
$I_{HBS}$	HBA & HBB to $V_{SS}$ Current, Quiescent	HS = 100V, HB = 110V		0.1	<b>10</b>	$\mu\text{A}$
$I_{HBSO}$	HBA and HBB to $V_{SS}$ Current, Operating	f = 200kHz		130		$\mu\text{A}$
<b>PGOOD, OVB OUTPUTS</b>						
$V_{OL}$	Output Low RDS			25	<b>50</b>	$\Omega$
$R_{PU}$	VDD pull up resistor			50	<b>90</b>	k $\Omega$
<b>LI ,HI INPUT PINS</b>						
$V_{IL}$	Input Voltage Threshold		<b>1.3</b>	1.8	<b>2.3</b>	V
$V_{IHYS}$	Input Voltage Hysteresis			50		mV
$R_I$	LI, HI Pull down Resistance		<b>100</b>	200	<b>400</b>	k $\Omega$
<b>OVER VOLTAGE SHUTDOWN</b>						
$V_{OVR}$	OVS Rising Threshold		<b>VDD-50mV</b>	VDD	<b>VDD+50mV</b>	V
$V_{OVH}$	OVS threshold Hysteresis			5%		VDD
$I_{OVS}$	OVS input bias current	OVS<VDD		1		nA
<b>UNDER VOLTAGE SHUTDOWN</b>						
$V_{CCR}$	VCC Rising Threshold		<b>6</b>	6.9	<b>7.4</b>	V
$V_{CCH}$	VCC threshold Hysteresis			0.5		V
$V_{HBR}$	HB-HS Rising Threshold		<b>5.7</b>	6.6	<b>7.1</b>	V
$V_{HBH}$	HB-HS Threshold Hysteresis			0.4		V
<b>BOOT STRAP DIODE</b>						
$V_{DH}$	High-Current Forward Voltage	$I_{VCC-HB} = 100\text{mA}$		0.8	<b>1</b>	V
$R_D$	Dynamic Resistance	$I_{VCC-HB} = 100\text{mA}$		1	<b>1.65</b>	$\Omega$

- (1) Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

**Electrical Characteristics<sup>(1)</sup> (continued)**

Specifications in standard typeface are for  $T_J = 25^\circ\text{C}$ , and those in boldface type apply over the full operating junction temperature range. No load on LO & HO,  $V_{CC} = 10\text{V}$ ,  $V_{DD} = 5\text{V}$ ,  $\text{HB-HS} = 10\text{V}$ ,  $\text{OVS} = 0\text{V}$  unless otherwise indicated.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>LO &amp; HO GATE DRIVER</b>						
$V_{OL}$	Low-Level Output Voltage	$I_{LO} = 100\text{mA}$ $V_{OL} = \text{LO-PGND or HO-HS}$		0.16	<b>0.4</b>	V
$V_{OH}$	High-Level Output Voltage	$I_{LO} = -100\text{mA}$ $V_{OH} = \text{VCC-LO or VCC-HO}$		0.28	<b>0.6</b>	V
$I_{OHL}$	Peak Pullup Current	HO, LO = 12V		3		A
$I_{OLL}$	Peak Pulldown Current	HO, LO = 0V		3		A
$t_{LPHL}$	LO Turn-Off Propagation Delay	LI Falling to LO Falling		22		ns
$t_{LPLH}$	LO Turn-On Propagation Delay	LI Rising to LO Rising		26		ns
$t_{HPHL}$	HO Turn-Off Propagation Delay	HI Falling to HO Falling		22		ns
$t_{HPLH}$	HO Turn-On Propagation Delay	HI Rising to HO Rising		26		ns
$t_{MON}$	Delay Matching: LO on & HO off			1		ns
$t_{MOFF}$	Delay Matching: LO off & HO on			1		ns
$t_{RC}, t_{FC}$	Either Output Rise/Fall Time	$C_L = 1000\text{pF}$		8		ns
$t_{PW}$	Minimum Input Pulse Width that Changes the Output			50		ns
$t_{BS}$	Bootstrap Diode Turn-On or Turn-Off Time	$I_F = 100\text{mA} / I_R = 100\text{mA}$		37		ns
<b>CURRENT SENSE AMPLIFIER</b>						
$V_{OS}$	Offset voltage	$R_{SI} = R_{SO} = 500, 10\text{mV}$ sense resistor voltage	<b>-2</b>		<b>2</b>	mV
Gain 5mV	Gain is programmed with external resistors $I_{OUT}, I_{IN} = (R_L/R_{SI}) * (SI-SO)$	5mV sense resistor voltage $R_{SI} = R_{SO} = 1000, R_L = 75\text{K}$		390		mV
Gain 50mV	Gain is programmed with external resistors $I_{OUT}, I_{IN} = (R_L/R_{SI}) * (SI-SO)$	50mV sense resistor voltage $R_{SI} = R_{SO} = 1000, R_L = 75\text{K}$		3.85		V
Vclamp	Output Clamp	0.1V sense resistor voltage $R_{SI} = R_{SO} = 1000, R_L = 75\text{K}$		VDD		V
<b>CURRENT SENSE BUFFER</b>						
	Offset voltage (BIN-IIN), (BOUT-IOUT)	$I_{IN} = 2.5\text{V}$	<b>-60</b>		<b>60</b>	mV
	Output low voltage BOUT, BIN	$I_{IN}, I_{OUT} = 0$	<b>0</b>		<b>50</b>	mV
	Output high voltage BOUT, BIN	$I_{IN}, I_{OUT} = V_{DD}$	<b>VDD-100mV</b>	VDD-30mV	<b>VDD</b>	mV
<b>THERMAL RESISTANCE</b>						
$\theta_{JA}$	Junction to Ambient	SOIC-28 <sup>(2)</sup>		60		$^\circ\text{C/W}$

(2) 2 layer board with 2 oz Cu using JEDEC JESD51 thermal board.

Block Diagram




Figure 2. Block Diagram

### Typical Performance Characteristics




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.

**Typical Performance Characteristics (continued)**

**Gate Drive Low Level Output Voltage vs Temperature**




Figure 9.

**Bootstrap Diode Forward Voltage vs Temperature**




Figure 10.

**Current Sense Amplifier Input Offset Voltage vs Temperature**




Figure 11.

**Current Sense Amplifier Output Buffer Offset Voltage vs Temperature**





Figure 12.



### Timing Diagram




### Power Dissipation Considerations

The total IC power dissipation is the sum of the gate driver losses and the bootstrap diode losses. The gate driver losses are related to the switching frequency (f), output load capacitance on LO and HO (C<sub>L</sub>), and supply voltage (V<sub>DD</sub>) and can be roughly calculated as:


$$P_{DGATES} = 2 \cdot f \cdot C_L \cdot V_{DD}^2 \quad (1)$$

There are some additional losses in the gate drivers due to the internal CMOS stages used to buffer the LO and HO outputs. The following plot shows the measured gate driver power dissipation versus frequency and load capacitance. At higher frequencies and load capacitance values, the power dissipation is dominated by the power losses driving the output loads and agrees well with the above equation. This plot can be used to approximate the power losses due to the gate drivers.

**Figure 13. Gate Driver Power Dissipation (LO + HO)  
V<sub>CC</sub> = 12V, Neglecting Diode Losses**



The bootstrap diode power loss is the sum of the forward bias power loss that occurs while charging the bootstrap capacitor and the reverse bias power loss that occurs during reverse recovery. Since each of these events happens once per cycle, the diode power loss is proportional to frequency. Larger capacitive loads require more current to recharge the bootstrap capacitor resulting in more losses. Higher input voltages (V<sub>IN</sub>) to the half bridge result in higher reverse recovery losses. The following plot was generated based on calculations and lab measurements of the diode recovery time and current under several operating conditions. This can be useful for approximating the diode power dissipation. The total IC power dissipation can be estimated from the previous plots by summing the gate drive losses with the bootstrap diode losses for the intended application.

**Figure 14. Diode Power Dissipation  $V_{IN} = 50V$** 

### Layout Considerations

The optimum performance of high and low-side gate drivers cannot be achieved without taking due considerations during circuit board layout. Following points are emphasized.

1. Low ESR / ESL capacitors must be connected close to the IC, between VDD and VSS pins and between the HB and HS pins to support the high peak currents being drawn from VDD during turn-on of the external MOSFET.
2. To prevent large voltage transients at the drain of the top MOSFET, a low ESR electrolytic capacitor must be connected between MOSFET drain and ground (VSS).
3. In order to avoid large negative transients on the switch node (HS pin), the parasitic inductances in the source of top MOSFET and in the drain of the bottom MOSFET (synchronous rectifier) must be minimized.
4. Grounding Considerations:
  - (a) The first priority in designing grounding connections is to confine the high peak currents that charge and discharge the MOSFET gate into a minimal physical area. This will decrease the loop inductance and minimize noise issues on the gate terminal of the MOSFET. The MOSFETs should be placed as close as possible to the gate driver.
  - (b) The second high current path includes the bootstrap capacitor, the bootstrap diode, the local ground referenced bypass capacitor and low-side MOSFET body diode. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode from the ground referenced VDD bypass capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.

---

**REVISION HISTORY**

<b>Changes from Revision D (April 2013) to Revision E</b>	<b>Page</b>
• Changed layout of National Data Sheet to TI format .....	<a href="#">10</a>

---

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SM72295MA/NOPB	LIFEBUY	SOIC	DW	28	26	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	S72295	
SM72295MAX/NOPB	ACTIVE	SOIC	DW	28	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	S72295	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SM72295MAX/NOPB	SOIC	DW	28	1000	330.0	24.4	10.8	18.4	3.2	12.0	24.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SM72295MAX/NOPB	SOIC	DW	28	1000	356.0	356.0	45.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SM72295MA/NOPB	DW	SOIC	28	26	495	15	5842	7.87

DW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



4040000-6/G 01/11

- NOTES:
- All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
  - Falls within JEDEC MS-013 variation AE.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated