

SN65ALS1176 差動バス・トランシーバ

1 特長

- TIA/EIA-422-B、TIA/EIA-485-A、ITU 勧告 V.11 および X.27 の要件を満たす、または上回る性能
- 最大 35Mbaud のデータ・レートで動作
- 動作温度範囲:-25°C~85°C
- ノイズの多い環境の、長いバス・ラインでのマルチポイントの伝送用に設計
- 小さい消費電流要件:30mA 以下
- 広い正および負の入力 / 出力バス電圧範囲
- サーマル・シャットダウン保護
- ドライバの正および負の電流制限
- レシーバ入力ヒステリシス
- グリッチ・フリーのパワーアップ / パワーダウン保護機能
- レシーバの開回路フェイルセーフ設計
- プラスチックのスマール・アウトライン (D) パッケージと (P) DIP を含むパッケージ・オプション

2 アプリケーション

- PROFIBUS

3 概要

SN65ALS1176 差動バス・トランシーバは、マルチポイント・バス伝送線路での双方方向データ通信を目的として設計されています。このデバイスは平衡伝送線路用に設計されており、TIA/EIA-422-B、TIA/EIA-485-A、ITU 勧告 V.11 および X.27 に適合しています。


SN65ALS1176 は、3 ステート差動ライン・ドライバと差動入力ライン・レシーバを統合しており、どちらも 5V 単一電源で動作します。ドライバとレシーバはそれぞれアクティブ High、アクティブ Low のイネーブルを備えており、これらのイネーブルを外部で互いに接続することで、方向制御として機能させることができます。ドライバの差動出力とレシーバの差動入力は、差動入出力 (I/O) バス・ポートを構成するように内部で接続されています。このポートは、ドライバがディセーブルされている場合、または $V_{CC} = 0$ の場合、バスへの負荷を最小化するように設計されています。このポートの広い正負の同相電圧範囲により、このデバイスはパーティライン・アプリケーション向けの優れた選択肢となります。

SN65ALS1176 は、-25°C~85°C で動作が規定されています。

パッケージ情報


部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
SN65ALS1176	D (SOIC)	4.9mm × 3.91mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



A. この記号は ANSI/IEEE Std 91-1984 と IEC Publication 617-12 に準拠しています。

論理記号



論理図 (正論理)



英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、必ず最新版の英語版をご参照ください。TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参考ください。

Table of Contents

1 特長.....	1	8 Detailed Description.....	11
2 アプリケーション.....	1	8.1 Functional Block Diagram.....	11
3 概要.....	1	8.2 Device Functional Modes.....	11
4 Revision History.....	2	9 Application and Implementation.....	12
5 Pin Configuration and Functions.....	3	9.1 Application Information.....	12
6 Specifications.....	4	10 Device and Documentation Support.....	13
6.1 Absolute Maximum Ratings	4	10.1 Documentation Support.....	13
6.2 Recommended Operating Conditions.....	4	10.2 ドキュメントの更新通知を受け取る方法.....	13
6.3 Thermal Information.....	4	10.3 サポート・リソース.....	13
6.4 Electrical Characteristics - Driver	5	10.4 Trademarks.....	13
6.5 Switching Characteristics - Driver.....	5	10.5 静電気放電に関する注意事項.....	13
6.6 Symbol Equivalents.....	6	10.6 用語集.....	13
6.7 Electrical Characteristics - Receiver.....	7		
6.8 Switching Characteristics - Receiver.....	7		
7 Parameter Measurement Information.....	8	11 Mechanical, Packaging, and Orderable Information.....	13


4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (December 1999) to Revision B (January 2023)	Page
• ドキュメントを最新のテキサス・インスツルメンツのフォーマットに変更.....	1
• Deleted the P package option.....	3
• Deleted the Package thermal impedance from the <i>Absolute Maximum Ratings</i>	4
• Added the <i>Thermal Information</i> table.....	4

Changes from Revision * (April 1998) to Revision A (December 1999)	Page
• ドキュメントを製品レビューから量産データへ変更.....	1

5 Pin Configuration and Functions



A. The D package is available taped and reeled. Add the suffix R to the device type (for example, SN65ALS1176DR).

図 5-1. D Package (Top View)

表 5-1. Pin Functions

NO	Name	Type	Description
1	R	O	Receive data output
2	RE	I	Receiver enable, active low
3	DE	I	Driver enable, active high
4	D	I	Driver data input
5	GND	GND	Local device ground
6	A	I/O	Driver output or receiver input (complementary to B)
7	B	I/O	Driver output or receiver input (complementary to A)
8	V _{CC}	SUPPLY	4.75-V to 5.25-V supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾		7	V
	Voltage range at any bus terminal	-7	12	V
V _I	Enable input voltage		5.5	V
	Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds)		260	°C
T _{stg}	Storage temperature range	-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

6.2 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.75	5	5.25	V
V _I or V _{IC}	Input voltage at any bus terminal (separately or common mode)		12		V
			-7		
V _{IH}	High-level input voltage	D, DE, and RE	2		V
V _{IL}	Low-level input voltage	D, DE, and RE		0.8	V
V _{ID}	Differential input voltage ⁽¹⁾			± 12	V
I _{OH}	High-level output current	Driver		-60	mA
		Receiver		-400	µA
I _{OL}	Low-level output current	Driver		60	
		Receiver		8	mA
T _A	Operating free-air temperature		-25	85	°C

- (1) Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.

6.3 Thermal Information

THERMAL METRIC ⁽¹⁾		D (SOIC)	UNIT
		8-Pins	
R _{θJA}	Junction-to-ambient thermal resistance	116.7	°C/W
R _{θJC(top)}	Junction-to-case thermal resistance	56.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	63.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	8.8	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	62.6	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

6.4 Electrical Characteristics - Driver

over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS ⁽¹⁾		MIN	TYP ⁽²⁾	MAX	UNIT
V _{IK}	Input clamp voltage	I _I	= –18 mA			–1.5	V
V _O	Output voltage	I _O	= 0	0		6	V
V _{OD1}	Differential output voltage	I _O	= 0	1.5		6	V
V _{OD2}	Differential output voltage	R _L = 100 Ω	See 图 7-1	$\frac{1}{2} V_{OD1}$ or 2 ⁽³⁾			V
		R _L = 54 Ω	See 图 7-1	2.1	2.5	5	V
V _{OD3}	Differential output voltage	V _{test}	= –7 V to 12 V	See 图 7-2	1.5	5	V
Δ V _{OD}	Change in magnitude of differential output voltage ⁽⁴⁾	R _L = 54 Ω or 100 Ω	See 图 7-1			± 0.2	V
V _{OC}	Common-mode output voltage					3	V
Δ V _{OC}	Change in magnitude of common-mode output voltage ⁽⁴⁾					–1	V
I _O	Output current	Outputs disabled ⁽⁶⁾	V _O = 12 V			1	mA
			V _O = –7 V			–0.8	
I _{IH}	High-level input current	V _I = 2.4 V				20	μA
I _{IL}	Low-level input current	V _I = 0.4 V				–400	μA
I _{OS}	Short-circuit output current ⁽⁵⁾	V _O = –4 V				–250	mA
		V _O = 0				–150	
		V _O = V _{CC}				250	
		V _O = 8 V				250	
I _{CC}	Supply current	No load	Outputs enabled			23	mA
			Outputs disabled			19	

(1) The power-off measurement in TIA/EIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs.

(2) All typical values are at V_{CC} = 5 V and T_A = 25°C.

(3) The minimum V_{OD2} with a 100-Ω load is either 1/2 V_{OD1} or 2 V, whichever is greater.

(4) Δ|V_{OD}| and Δ|V_{OC}| are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from one logic state to the other.

(5) Duration of the short circuit should not exceed one second for this test.

(6) This applies for both power on and power off; refer to TIA/EIA-485-A for exact conditions. The TIA/EIA-422-B limit does not apply for a combined driver and receiver terminal

6.5 Switching Characteristics - Driver

over recommended ranges of supply voltage and operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
t _{d(OD)}	Differential output delay time	R _L = 54 Ω See 图 7-3	C _L = 50 pF,			15	ns
t _{sk(p)}	Pulse skew ⁽²⁾			0	2		ns
t _{t(OD)}	Differential output transition time			8			ns
t _{PZH}	Output enable time to high level	R _L = 110 Ω See 图 7-4	C _L = 50 pF,			80	ns
t _{PZL}	Output enable time to low level	R _L = 110 Ω See 图 7-5	C _L = 50 pF,			30	ns
t _{PHZ}	Output disable time from high level	R _L = 110 Ω See 图 7-4	C _L = 50 pF,			50	ns

6.5 Switching Characteristics - Driver (continued)

over recommended ranges of supply voltage and operating free-air temperature range

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PLZ}	Output disable time from low level R _L = 110 Ω See 図 7-5	C _L = 50 pF,		30	ns

(1) All typical values are at V_{CC} = 5 V, T_A = 25°C

(2) Pulse skew is defined as the |t_{PLH}– t_{PHL}| of each channel of the same device.

6.6 Symbol Equivalents

DATA-SHEET PARAMETER	TIA/EIA-422-B	TIA/EIA-485-A
V _O	V _{oa} , V _{ob}	V _{oa} , V _{ob}
V _{OD1}	V _o	V _o
V _{OD2}	V _t (R _L = 100 Ω)	V _t (R _L = 54 Ω)
V _{OD3}	None	V _t (test termination measurement 2)
Δ V _{OD}	V _t – V _t	V _t – V _t
V _{OC}	V _{os}	V _{os}
Δ V _{OC}	V _{os} – V _{os}	V _{os} – V _{os}
I _{OS}	I _{sal} , I _{sbl}	None
I _O	I _{xal} , I _{xbl}	I _{ia} , I _{ib}

6.7 Electrical Characteristics - Receiver

over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT	
V_{IT+}	Positive-going input threshold voltage	$V_O = 2.7 \text{ V}$, $I_O = -0.4 \text{ mA}$				0.2	V	
V_{IT-}	Negative-going input threshold voltage	$V_O = 0.5 \text{ V}$, $I_O = 8 \text{ mA}$		-0.2 ⁽²⁾				
V_{hys}	Hysteresis voltage ($V_{IT+} - V_{IT-}$)					60	mV	
V_{IK}	Enable-input clamp voltage	$I_I = -18 \text{ mA}$				-1.5	V	
V_{OH}	High-level output voltage	$V_{ID} = 200 \text{ mV}$, See Figure 6	$I_{OH} = -400 \mu\text{A}$,	2.7				
V_{OL}	Low-level output voltage	$V_{ID} = -200 \text{ mV}$, See 图 7-6	$I_{OL} = 8 \text{ mA}$,			0.45	V	
I_{OZ}	High-impedance-state output current	$V_O = 0.4 \text{ V}$ to 2.4 V				± 20	μA	
V_I	Line input current	Other input = 0 $V^{(3)}$	$V_I = 12 \text{ V}$ $V_I = -7 \text{ V}$	1				
I_{IH}	High-level-enable input current	$V_{IH} = 2.7 \text{ V}$				20	μA	
I_{IL}	Low-level-enable input current	$V_{IL} = 0.4 \text{ V}$				-100	μA	
r_I	Input resistance			12	20			
I_{os}	Short-circuit output current	$V_{ID} = 200 \text{ mV}$,	$V_O = 0$	-15	-85			
I_{cc}	Supply current	No load	Outputs enabled Outputs disabled	23		30		
				19		26		

(1) All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

(2) The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

(3) This applies for both power on and power off. Refer to TIA/EIA-485-A for exact conditions.

6.8 Switching Characteristics - Receiver

over recommended ranges of supply voltage and operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
t_{pd}	Propagation time	$V_{ID} = -1.5 \text{ V}$ to 1.5 V , See 图 7-7	$C_L = 15 \text{ pF}$,			25	ns
$t_{sk(p)}$	Pulse skew ⁽²⁾			0		2	ns
t_{PZH}	Output enable time to high level			11		18	ns
t_{PZL}	Output enable time to low level			11		18	ns
t_{PHZ}	Output disable time from high level			50			
t_{PLZ}	Output disable time from low level			30			

(1) All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

(2) Pulse skew is defined as the $|t_{PLH} - t_{PHL}|$ of each channel of the same device.

7 Parameter Measurement Information




图 7-1. Driver V_{OD2} and V_{OC} Test Circuit






图 7-2. Driver V_{OD3} Test Circuit



- A. C_L includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O = 50 \Omega$.
- C. $t_d(OD) = t_d(ODH)$ or $t_d(ODL)$.


图 7-3. Driver Differential-Output Delay and Transition Times



- A. C_L includes probe and jig capacitance.

- B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_O = 50 \Omega$.

图 7-4. Driver Enable and Disable Times



- A. C_L includes probe and jig capacitance.
B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_O = 50 \Omega$.

图 7-5. Driver Enable and Disable Times






图 7-6. Receiver V_{OH} and V_{OL} Test Circuit



- A. C_L includes probe and jig capacitance.
B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_O = 50 \Omega$.
C. $t_{pd} = t_{PLH}$ or t_{PHL} .

图 7-7. Receiver Propagation-Delay Times



- C_L includes probe and jig capacitance.
- The input pulse is supplied by a generator having the following characteristics: PRR $\leq 1 \text{ MHz}$, 50% duty cycle, $t_r \leq 6 \text{ ns}$, $t_f \leq 6 \text{ ns}$, $Z_O = 50 \Omega$.

図 7-8. Receiver Output Enable and Disable Times

8 Detailed Description

8.1 Functional Block Diagram




图 8-1. Schematics of Inputs and Outputs

8.2 Device Functional Modes

Function Tables

表 8-1. Driver⁽¹⁾

INPUT D	ENABLE DE	OUTPUTS	
		A	B
H	H	H	L
L	H	L	H
X	L	Z	Z

(1) H = high level, L = low level, X = irrelevant, ? = indeterminate, Z = high impedance (off).

表 8-2. Receiver⁽¹⁾

DIFFERENTIAL INPUTS A-B	ENABLE RE	OUTPUT R
$V_{ID} \geq 0.2 \text{ V}$	L	H
$-0.2 \text{ V} < V_{ID} < 0.2 \text{ V}$	L	?
$V_{ID} \leq -0.2 \text{ V}$	L	L
X	H	Z
Inputs open	L	H

(1) H = high level, L = low level, X = irrelevant, ? = indeterminate, Z = high impedance (off).


9 Application and Implementation

注

以下のアプリケーション情報は、テキサス・インストゥルメンツの製品仕様に含まれるものではなく、テキサス・インストゥルメンツではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

9.1.1 Typical Application



- A. The line should terminate at both ends in its characteristic impedance ($R_T = Z_0$). Stub lengths off the main line should be kept as short as possible.

図 9-1. Typical Application Circuit

10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Documentation Support

10.1.1 Related Documentation

10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](https://www.ti.com) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

10.3 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。[TI の使用条件](#)を参照してください。

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことをお勧めします。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65ALS1176D	OBsolete	SOIC	D	8		TBD	Call TI	Call TI	-25 to 85	6A1176	
SN65ALS1176DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	6A1176	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65ALS1176DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65ALS1176DR	SOIC	D	8	2500	356.0	356.0	35.0


D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:


- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TIは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Webツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかわらず拒否します。

これらのリソースは、TI製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1)お客様のアプリケーションに適したTI製品の選定、(2)お客様のアプリケーションの設計、検証、試験、(3)お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているTI製品を使用するアプリケーションの開発の目的でのみ、TIはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TIや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TIおよびその代理人を完全に補償するものとし、TIは一切の責任を拒否します。

TIの製品は、[TIの販売条件](#)、または[ti.com](#)やかかるTI製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TIがこれらのリソースを提供することは、適用されるTIの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated