JAJSDL3D - MARCH 2016 - REVISED OCTOBER 2024

SNx5DPHY440SS MIPI® CSI-2/DSI DPHY リタイマ

1 特長

- MIPI® DPHY 1.1 仕様に準拠
- 低コストのケーブル ソリューションを実現
- 1.5Gbps で 最大 4 レーンをサポート
 - 100MHz∼750MHz ∅ CSI-2/DSI クロック レート
- シャットダウン状態で mW 未満の消費電力
- MIPI® DSI 双方向 LP モードをサポート
- ULPS および LP の両方のパワー状態をサポート
- 出力電圧スイングを調整可能
- TX プリエンファシス レベルを選択可能
- ISI 損失を補償するため Rx EQ を調整可能
- エッジレート制御を設定可能
- データおよびクロックスキューの動的な補償
- ESD HBM 保護:3 kV
- 産業用温度範囲:-40℃~85℃ (SN65DPHY440SS)
- 商業用温度範囲:0℃~70℃ (SN75DPHY440SS)
- 単一の 1.8V 電源で利用可能

2 アプリケーション

- ノートPC
- クラムシェル
- タブレット
- カメラ

3 概要

DPHY440 は、1~4 レーンおよびクロックの MIPI® DPHY リタイマで、DPHY 信号を再生成します。このデバ イスは MIPI® DPHY 1.1 規格に準拠しており、MIPI® CSI-2 または MIPI® DSI アプリケーション用に最大 1.5Gbps のデータレートで使用できます。

このデバイスは、PCB、コネクタ、ケーブル関連の周波数 損失と、スイッチング関連の損失を補償し、CSI-2/DSIソ ースからシンクへの最良の電気的性能を実現します。 DPHY440 の DPHY 入力には、設定可能なイコライザが 搭載されています。

出力ピンは、デバイスの入力ポートで受け取ったクロックと データレーンとの間の不均等なスキューを自動的に補償 します。 DPHY440 の出力電圧スイングおよびエッジ レー トは、それぞれ VSADJ CFG0 ピンおよび ERC ピンの状 態を変更することで調整できます。

DPHY440 はモバイル アプリケーションに最適化されてお り、DPHY リンク インターフェイス上の動作を検出する回 路が搭載され、ULPS および LP 状態では低消費電力モ ードに移行できます。

SN65DPHY440SS は工業用温度範囲の -40°C~85°C で、SN75DPHY440SS は商業用温度範囲の 0°C~ 70°C で動作が規定されています。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	パッケージ サイズ ⁽²⁾
SN65DPHY440SS SN75DPHY440SS	(WQFN、28)	5.5mm × 3.5mm

- (1) 供給されているすべてのパッケージについては、セクション 10 を 参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



代表的なアプリケーション






Table of Contents

1 特長 1	6.3 Feature Description	12
2 アプリケーション1	6.4 Device Functional Modes	
3 概要1	6.5 Register Maps	15
4 Pin Configuration and Functions3	7 Application and Implementation	21
5 Specifications5	7.1 Application Information,	21
5.1 Absolute Maximum Ratings5	7.2 Typical Application, CSI-2 Implementations	21
5.2 ESD Ratings5	7.3 Power Supply Recommendations	26
5.3 Recommended Operating Conditions5	7.4 Layout	<mark>27</mark>
5.4 Thermal Information5	8 Device and Documentation Support	28
5.5 Electrical Characteristics, Power Supply6	8.1ドキュメントの更新通知を受け取る方法	28
5.6 Electrical Characteristics6	8.2 サポート・リソース	28
5.7 Timing Requirements7	8.3 Trademarks	28
5.8 Switching Characteristics8	8.4 静電気放電に関する注意事項	28
5.9 Typical Characteristics10	8.5 用語集	28
6 Detailed Description11	9 Revision History	
6.1 Overview	10 Mechanical, Packaging, and Orderable	
6.2 Functional Block Diagram11	Information	29



4 Pin Configuration and Functions




図 4-1. RHR Package 28 Pin (WQFN) Top View

表 4-1. Pin Functions

PI	N	I/O	INTERNAL	DESCRIPTION
NAME	NO.	_	PULLUP/PULLDOWN	DESCRIPTION
DA0P	1	100-Ω Differential		CSI-2/DSI Lane 0 Differential positive Input. Supports DSI LP Backchannel. If unused, this pin should be tied to GND.
DA0N	2	Input		CSI-2/DSI Lane 0 Differential negative Input. Supports DSI LP Backchannel. If unused, this pin should be tied to GND.
DA1P	3	100-Ω Differential		CSI-2/DSI Lane 1 Differential positive Input. If unused, this pin should be tied to GND.
DA1N	4	Input (Failsafe)		CSI-2/DSI Lane 1 Differential negative input. If unused, this pin should be tied to GND.
DACP	5	100-Ω		CSI-2/DSI Differential Clock positive Input
DACN	6	Differential Input (Failsafe)		CSI-2/DSI Differential Clock negative Input
DA2P	7	100-Ω Differential		CSI-2/DSI Lane 2 Differential positive Input. If unused, this pin should be tied to GND.
DA2N	8	Input (Failsafe)		CSI-2/DSI Lane 2 Differential negative Input. If unused, this pin should be tied to GND.
DA3P	9	100-Ω Differential		CSI-2/DSI Lane 3 Differential positive Input. If unused, this pin should be tied to GND.
DA3N	10	Input (Failsafe)		CSI-2/DSI Lane 3 Differential negative Input. If unused, this pin should be tied to GND.
VCC	11	Power		1.8V (±10%) Supply.
VREG_OUT	12	Power		1.2 V Regulator Output. Requires a 0.1 µF capacitor to GND.
EQ/SCL	13	I/O (3-level)	PU (100K) PD (100K)	RX Equalization Select. Pin state sampled on rising edge of RSTN. This pin also functions as I ² C SCL pin. $V_{IL} = 0 \text{ dB} \\ V_{IM} = 2.5 \text{ dB} \\ V_{IH} = 5 \text{ dB}$
ERC/SDA	14	I/O (3-level)	PU (100K) PD (100K)	Edge Rate Control for DB[4:0]P/N High speed transmitter rise and fall time. Pin state sampled on rising edge of RSTN. This pin also functions as I ² C SDA pin. $V_{IL} = 200 \text{ ps typical} \\ V_{IM} = 150 \text{ ps typical} \\ V_{IH} = 250 \text{ ps typical}$



表 4-1. Pin Functions (続き)

PIN			INTERNAL	DESCRIPTION
NAME	NO.	I/O	PULLUP/PULLDOWN	DESCRIPTION
DB3N	15	100-Ω Differential		CSI-2/DSI Lane 3 Differential negative Output. If unused, this pin should be left unconnected.
DB3P	16	Output		CSI-2/DSI Lane 3 Differential positive Output. If unused, this pin should be left unconnected.
DB2N	17	100-Ω Differential		CSI-2/DSI Lane 2 Differential negative Output. If unused, this pin should be left unconnected.
DB2P	18	Output		CSI-2/DSI Lane 2 Differential positive Output. If unused, this pin should be left unconnected.
DBCN	19	100-Ω		CSI-2/DSI Differential Clock negative Output
DBCP	20	Differential Output		CSI-2/DSI Differential Clock positive Output
DB1N	21	100-Ω Differential		CSI-2/DSI Lane 1 Differential negative Output. If unused, this pin should be left unconnected.
DB1P	22	Output		CSI-2/DSI Lane 1 Differential positive Output. If unused, this pin should be left unconnected.
DB0N	23	100-Ω Differential		CSI-2/DSI Lane 0 Differential negative Output. Supports DSI LP Back channel. If unused, this pin should be left unconnected.
DB0P	24	Output		CSI-2/DSI Lane 0 Differential positive Output. Supports DSI LP Back channel. If unused, this pin should be left unconnected.
VDD	25	Power		This pin must be connected to the VREG_OUT pin through at least a 10-mil trace and a 0.1 μF capacitor to ground.
PRE_CFG1	26	I/O (3-level)	PU (100K) PD (100K)	Controls DPHY TX HS pre-emphasis level and the LP TX rise and fall times. Pin state is sampled on the rising edge of RSTN. $V_{IL} = 0 \text{ dB} \\ V_{IM} = 0 \text{ dB} \\ V_{IH} = 2.5 \text{ dB}$
VSADJ_CFG0	27	l (3-level)	PU (100K) PD (100K)	Controls output voltage swing for DB HS transmitters and the LP TX rise and fall times. Pin state is sampled on the rising edge of RSTN. Refer to ${\rm \not\equiv 63}$ for details on voltage swing settings based on this pin and PRE_CFG1 sampled state. $V_{IL} = 200 \text{ mV or } 220 \text{ mV based on PRE_CFG1 sampled state.}$ $V_{IM} = 200 \text{ mV typical}$ $V_{IH} = 220 \text{ mV typical}$
RSTN	28	I	PU (300K)	Reset, active low. When low, all internal CSR are reset to default and DPHY440 is placed in low power state.
GND	Thermal pad	GND		Ground.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage range	V _{CC}	-0.3	2.175	V
	DPHY Lane I/O Differential Voltage	-0.3	1.4	V
Voltage range	RSTN	-0.3	2.175	V
	All other terminals	-0.3	2.175	V
Maximum junction temperature	e, T _J		105	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±3000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	1.62	1.8	1.98	V
т	Operating free-air temperature [SN65DPHY440SS]	-40		85	°C
A	Operating free-air temperature [SN75DPHY440SS]	0		70	C

5.4 Thermal Information

		SNx5DPHY440SS	
	THERMAL METRIC (1)	RHR (WQFN)	UNIT
		12 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	42.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	32.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	12.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	12.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	5.2	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



5.5 Electrical Characteristics, Power Supply

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
PACTIVE1_SS	Power under normal operation for 4 data lanes + clock.	DPHY Lanes at 1 Gbps; V _{CC} supply stable, V _{CC} = 1.8 V;		150		mW
PACTIVE2_SS	Power under normal operation for 2 data lanes + clock.	DPHY Lanes 1 Gbps; V _{CC} supply stable, V _{CC} = 1.8 V;		115		mW
PLP11_SS	LP11 Power	All DPHY lanes in LP11; V _{CC} supply stable; V _{CC} = 1.8 V;		14		mW
PRSTN_SS	RSTN Power	RSTN held in asserted state (low); V _{CC} supply stable; V _{CC} = 1.8 V;		0.75		mW

5.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Standard IO (RS	STN, ERC, EQ, CFG[1:0])					
V _{IL}	Low-level control signal input voltage				0.2 x V _{CC}	V
V _{IM}	Mid-level control signal input voltage			V _{CC} / 2		V
V _{IH}	High-level control signal input voltage		0.8 x V _{CC}			V
V _F	Floating Voltage	V _{IN} = High Impedance		V _{CC} / 2		V
V _{OL}	Low level output voltage (open-drain). ERC (SDA) only	At I _{OL} max.			0.2 x V _{CC}	V
I _{OL}	Low Level Output Current				3	mA
I _{IH}	High level input current				±36	μΑ
I _{IL}	Low level input current				±36	μA
R _{PU}	Internal pull-up resistance			100		kΩ
R _{PD}	Internal pull-down resistance			100		kΩ
R _(RSTN)	RSTN control input pullup resistor			300		kΩ
MIPI Input Leak	age (DA1P/N, DA2P/N, DA3P/N, DACP/N)					
I _{lkg}	Input failsafe leakage current	V_{CC} = 0 V; V_{DD} = 0 V; MIPI DPHY pulled up to 1.35 V	-65		65	μAV
MIPI DPHY HS F	RECIEVER INTERFACE (DA0P/N, DA1P/N	, DA2P/N, DA3P/N, DACP/N)			'	
V _(CM-RX_DC)	Differential Input Common-mode voltage HS Receive mode	$V_{\text{(CM-RX)}} = (V_{A \times P} + V_{A \times N})/2$	70		330	mV
V _{ID}	HS Receiver input differential voltage	$ V_{ID} = V_{A \times P} - V_{A \times N} $	70			mV
V _{IH(HS)}	Single-ended input high voltage				460	mV
V _{IL(HS)}	Single-ended input low voltage		-40			mV
R _(DIFF-HS)	Differential input impedance		80	100	125	Ω
V _(RXEQ0)	RX EQ gain when EQ/SCL pin ≤ V _{IL}			0		dB
V _(RXEQ1)	RX EQ gain when EQ/SCL pin = V _{IM}	At 750 MHz		2.5		dB
V _(RXEQ2)	RX EQ gain when EQ/SCL pin ≥ V _{IH}	At 750 MHz		5		dB
MIPI DPHY LP F	Receiver Interface (DA0P/N, DA1P/N, DA2	P/N, DA3P/N, DACP/N, DB0P/N)				
V _(LPIH)	LP Logic 1 Input Voltage		880			mV
V _(LPIL)	LP Logic 0 Input voltage				550	mV
V _(HYST)	LP Input Hysteresis		25			mV
MIPI DPHY HS 1	Fransmitter Interface (DB0P/N, DB1P/N, D	B2P/N, DB3P/N, DBCP/N)			'	
V _(CMTX)	HS Transmit static common-mode voltage	$V_{(CMTX)} = (V_{(BP)} + V_{(BN)}) / 2$	150	200	300	mV
ΔV _{(CMTX) (1,0)}	VCMTX mismatch when output is Differential-1 or differential-0.	$\Delta V_{(CMTX) (1,0)} = (V_{(CMTX) (1)} - V_{(CMTX)}_{(0)})/2$			5	mV
V _{OD(VD0)}	HS Transmit differential voltage for CFG0 = 2'b00 with TX pre-emphasis disabled or for non-transition bit when TX pre-emphasis is enabled.	$ V_{OD} = V_{(DP)} - V_{(DN)} $	140	180	220	mV



over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
HS Transmit differential voltage for CFG0 = V _{IM} with TX pre-emphasis disabled or for non-transition bit when TX pre-emphasis is enabled.	$ V_{OD} = V_{(DP)} - V_{(DN)} CFG0 = V_{IM}$	160	200	250	mV
HS Transmit differential voltage for CFG0 = V _{IH} with TX pre-emphasis disabled or for non-transition bit when pre-emphasis is enabled	$ V_{OD} = V_{(DP)} - V_{(DN)} CFG0 \ge V_{IH}$	170	220	270	mV
V _{OD} mismatch when output is differential-1 or differential-0.	$\Delta V_{OD} = \Delta V_{O(D1)} - \Delta V_{O(D0)} $			14	mV
HS Output high voltage for non-transition bit.	CFG0 ≥ V _{IH} HS Pre = 2.5 dB			430	mV
Pre-emphasis Level for HSTX_PRE = 2' b00 Refer to ☑ 5-3	$PRE = 20 \times LOG (V_{OD(TBx)} / V_{OD(VDX)})$		1.5		dB
Pre-emphasis level for HSTX_PRE = 2' b1X. Refer to ☑ 5-3	PRE = 20 x LOG (V _{OD(TBx)} / V _{OD(VDX)})		2.5		dB
P Transmitter Interface (DB0P/N, DB1P/N, D	B2P/N, DB3P/N, DBCP/N, DA0P/N)				
LP Output High Level		1.1	1.2	1.3	V
LP Output Low Level		-50		50	mV
LP Logic 1 contention threshold		450			mV
LP Logc 0 contention threshold				200	mV
Output Impedance of LP transmitter		110			Ω
	HS Transmit differential voltage for CFG0 = V _{IM} with TX pre-emphasis disabled or for non-transition bit when TX pre- emphasis is enabled. HS Transmit differential voltage for CFG0 = V _{IH} with TX pre-emphasis disabled or for non-transition bit when pre-emphasis is enabled V _{OD} mismatch when output is differential-1 or differential-0. HS Output high voltage for non-transition bit. Pre-emphasis Level for HSTX_PRE = 2' b00 Refer to ☑ 5-3 Pre-emphasis level for HSTX_PRE = 2' b1X. Refer to ☑ 5-3 PTransmitter Interface (DB0P/N, DB1P/N, D LP Output High Level LP Logic 1 contention threshold LP Logic 0 contention threshold	HS Transmit differential voltage for CFG0 = V _{IM} with TX pre-emphasis disabled or for non-transition bit when TX pre-emphasis is enabled. HS Transmit differential voltage for CFG0 = V _{IH} with TX pre-emphasis disabled or for non-transition bit when pre-emphasis is enabled. V _{OD} mismatch when output is differential-1 or differential-0. HS Output high voltage for non-transition bit. Pre-emphasis Level for HSTX_PRE = 2' b00 Refer to ≥ 5-3 Pre-emphasis level for HSTX_PRE = 2' b1X. Refer to ≥ 5-3 Pransmitter Interface (DBOP/N, DB1P/N, DB2P/N, DB3P/N, DBCP/N, DA0P/N) LP Output High Level LP Logic 1 contention threshold LP Logic 0 contention threshold LP Logic 0 contention threshold	HS Transmit differential voltage for CFG0 V _{OD} = V _(DP) - V _(DN) CFG0 = V _{IM} 160	HS Transmit differential voltage for CFG0 = V_{IM} with TX pre-emphasis disabled or for non-transition bit when TX pre-emphasis is enabled. HS Transmit differential voltage for CFG0 = V_{IH} with TX pre-emphasis disabled or for non-transition bit when TX pre-emphasis is enabled. HS Transmit differential voltage for CFG0 = V_{IH} with TX pre-emphasis disabled or for non-transition bit when pre-emphasis is enabled. V_{OD} mismatch when output is differential-1 or differential-0. HS Output high voltage for non-transition bit. Pre-emphasis Level for HSTX_PRE = 2' b00 Refer to ☑ 5-3 Pre-emphasis level for HSTX_PRE = 2' b1X. Refer to ☑ 5-3 Pre-emphasis level for HSTX_PRE = 2' b1X. Refer to ☑ 5-3 PTRANSMITTER Interface (DB0P/N, DB1P/N, DB2P/N, DB3P/N, DBCP/N, DA0P/N) LP Output High Level 1.1 1.2 LP Output Low Level -50 LP Logic 1 contention threshold 450 LP Logic 0 contention threshold	HS Transmit differential voltage for CFG0 V _{OD} = V _(DP) - V _(DN) CFG0 = V _{IM} 160 200 250

5.7 Timing Requirements

			MIN	NOM MAX	UNIT
I ² C (ERC (SD	A), EQ (SCL))				
t _{HD;STA}	Hold Time (repeated) START condition. After this period,	the first clock pulse is generated	4		μs
t _{LOW}	Low period of SCL clock		4.7		μs
t _{HIGH}	High period of SCL clock		4		μs
t _{SU;STA}	Setup time for a repeated START condition		4.7		μs
t _{HD;DAT}	Data hold time		5		ns
t _{SU;DAT}	Data setup time		250		ns
t _{SU;STO}	Setup time for STOP condition		4		μs
t _{BUF}	Bus free time between a STOP and START condition		4.7		μs
f _{CLK}	I ² C clock frequency		0	100	kHz
MIPI DPHY H	S Interface	·			
t _{HSPD}	Propagation delay from DA to DB.		4 + 12ns	4 + 40ns	UI
t _{DBC_DCYCLE}	DAC to DBC output duty cycle distortion percentage	750 MHz clock with 50%-50% duty cycle at DAC input.	-5	5	%
t _{SKEW-TX-1G}	Data to Clock variation from 0.5UI. Refer to ⊠ 5-2	Datarate ≤ 1 Gbps	-0.1	0.1	UI
t _{SETUP-RX-1G}	Data to Clock setup time. Refer to ☑ 5-2	Datarate ≤ 1 Gbps	0.1		UI
t _{HOLD-RX-1G}	Clock to data hold time. Refer to ☑ 5-2	Datarate ≤ 1 Gbps	0.1		UI
t _{SKEW-TX-1P5G}	Data to Clock variation from 0.5UI. Refer to ☑ 5-2	Datarate > 1 Gbps	-0.15	0.15	UI
t _{SETUP-} RX-1P5G	Data to Clock setup time. Refer to ☑ 5-2	Datarate > 1 Gbps	0.15		UI
t _{HOLD-RX-1P5G}	Clock to data hold time. Refer to ⊠ 5-2	Datarate > 1 Gbps	0.15		UI



5.8 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP (1) MAX	UNIT
I ² C (ERC (SDA)), EQ (SCL))		· · · · · · · · · · · · · · · · · · ·		
F _(SCL)	I ² C Clock Frequency			100	kHz
t _{F_I²C}	Fall time of both SDA and SCL signals	Load of 350 pF with 2-K pullup		300	ns
t _{R_I²C}	Rise Time of both SDA and SCL signals	resistor. Measure at 30% - 70%		1000	ns
DPHY LINK					
F _(BR)	Bit Rate			1.5	Gbps
F _(HSCLK)	HS Clock Input range		100	750	MHz
F _(DESKEW)	Automatic Deskew range		220	750	MHz
MIPI DPHY HS	Receiver Interface (DA0P/N, DA1P/N, DA2	P/N, DA3P/N, DACP/N)			
$\Delta V_{(CMRX_HF)}$	Common-mode Interface beyond 450 MH	lz		100	mV
$\Delta V_{(CMRX_LF)}$	Common-mode interference 50 MHz - 45	60 MHz	-50	50	mV
MIPI DPHY HS	Transmitter Interface (DB0P/N, DB1P/N, D	B2P/N, DB3P/N, DBCP/N)		,	
$\Delta V_{(CMRX_HF)}$	Common-level variations above 450 MHz			5	mVrms
$\Delta V_{(CMRX_LF)}$	Common-level variation between 50 MHz	– 450 MHz.		25	mVpeak
t _R and t _F		Datarate ≤ 1 Gbps		0.3	UI
	20% - 80% rise time and fall time	Datarate > 1 Gbps		0.35	UI
			100		ps
MIPI DPHY LP	Receiver Interface (DA0P/N, DA1P/N, DA2	P/N, DA3P/N, DACP/N, DB0P/N)			
e _{SPIKE}	Input Pulse rejection			300	V ps
t _{MIN(RX)}	Minimum pulse width response		20		ns
V _(INT)	Peak interference amplitude			200	mv
F _(INT)	Interference Frequency		450		Mhz
t _(LP-PULSE-RX)	Pulse Width of the XOR of DAxP and DAxN	First LP XOR clock pulse after Stop state or last pulse before Stop state.	42		ns
		All other pulses.	22		ns
MIPI DPHY LP	Transmitter Interface (DB0P/N, DB1P/N, D	B2P/N, DB3P/N, DBCP/N, DA0P/N)			
t _{REOT}	30% - 85% rise time and fall time	Measured at end of HS transmission.		35	ns
t _(LP-PULSE-TX)	Pulse Width of the LP XOR clock	First LP XOR clock pulse after Stop state or last pulse before Stop state	40		ns
,		All other pulses	20		ns
t _(LP-PER-TX)	Period of the LP XOR clock		90		ns
	Slew Rate at C _{LOAD} = 70 pF			150	mV/ns
δV/δtsr	Slew Rate at C _{LOAD} = 0 pF Falling edge of	only	30		mV/ns
	Slew Rate at C _{LOAD} = 0 pF Rising edge of	nly	30		mV/ns
C _{LOAD}	Load Capacitance			70	pF

^{(1) (1)} All typical values are at V_{CC} = 3.3 V, and T_A = 25°C.






図 5-1. I²C Timing




図 5-2. DPHY HS RX and TX Timing






図 5-3. DPHY HS TX Pre-Emphasis



5.9 Typical Characteristics







6 Detailed Description

6.1 Overview

The DPHY440SS is a one to four lane and clock MIPI DPHY re-driver that regenerates the DPHY signaling. The device complies with MIPI DPHY 1.1 standard and can be used in either a MIPI CSI-2 or MIPI DSI application at datarates of up to 1.5 Gbps.


The device compensates for PCB, connector, and cable related frequency loss and switching related loss to provide the optimum electrical performance from a CSI2/DSI source to sink. The DPHY440 DPHY inputs feature configurable equalizers.

The output pins will automatically compensate for uneven skew between clock and data lanes. The DPHY440 output swing and edge rate can be adjusted by changing the state of the VSADJ_CFG0 pin and ERC pin respectively.

The DPHY440 is optimized for mobile applications, and contains activity detection circuitry on the DPHY Link interface that can transition into a lower power mode when in ULPS and LP states.

The device is characterized for an extended operational temperature range from -40°C to 85°C.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 HS Receive Equalization

The DPHY440 supports three levels of receive equalization to compensate for ISI loss in the channel. These three levels are 0 dB, 2.5 dB, and 5 dB at 750MHz. The equalization level used by the DPHY440 is determined by the state of the EQ/SCL pin at the rising edge of RSTN. If necessary, the receiver equalization level can also be set through writing to the RXEQ register via the local I²C interface

表 6-1. EQ/SCL Pin Functions

EQ/SCL PIN	HS RX EQUALIZATION
≤ V _{IL}	0 dB
V _{IM}	2.1 dB at 500 MHz / 2.5 dB at 750 MHz
≥ V _{IH}	4 dB at 500 MHz / 5 dB at 750 MHz

6.3.2 HS TX Edge Rate Control

The DPHY440 supports control of the rise and fall time for the DB[3:0]P/N and DBCP/N High Speed (HS) transmitters. Depending on system operating datarate, the HS edge rate may need to be adjusted to help improve EMI performance. The HS edge rate setting is determined through the sampled state of ERC/SDA pin at the rising edge of RSTN. If necessary, the HS edge rate can be adjusted by writing to the HS_ERC register via the local I²C interface.

表 6-2. 8.3.2 HS TX Edge Rate Control

ERC/SDA PIN	HS RISE/FALL TIMES
≤ V _{IL}	200 ps typical
V _{IM}	150 ps typical
≥ V _{IH}	250 ps typical

The DPHY440 also supports edge rate control for the LP interface. The adjustment of LP TX edge rate is determined by the state of the VSADJ_CFG0 and PRE_CFG1 pins as depicted in 表 6-3, but can also be modified by changing LP_ERC register through the local I²C interface

6.3.3 TX Voltage Swing and Pre-Emphasis Control

In some applications, the DPHY440 may be placed at a location in the system where the channel from DPHY440 DB[3:0]P/N interface to the DPHY Sink (CSI-2 or DSI) is extremely long and the DPHY Sink does not have enough receive equalization to compensate for the ISI loss. In this application, the system architect may want to use the DPHY440 TX pre-emphasis feature to compensate for the lack of equalization at the DPHY sink. The DPHY440 provides two levels of pre-emphasis: 0 dB, and 2.5 dB. The TX pre-emphasis settings is determined through the sampled sate of PRE_CFG[1:0] pins at the rising edge of RSTN. If necessary, the TX pre-emphasis settings can be adjusted by writing to the HSTX PRE register through the local I²C interface.

This feature must only be used when the HS pre-emphasis bit (transition bit) is attenuated by the channel. Enabling pre-emphasis in a system that has little channel loss (transition bit is not attenuated) may result in negative impact to system performance.

表 6-3. HS	Voltage Swing,	, HS Pre-Emphasis,	LPTX Edge	e Rate Controls
-----------	----------------	--------------------	-----------	-----------------

VSADJ_CFG0	PRE_CFG1	HS TX VOD	HS TX PRE-EMPHASIS	DB[3:0] LP TX RISE/FALL TIME
≤ V _{IL}	≤ V _{IL}	200 mV	0 dB	18 ns
V _{IM}	≤ V _{IL}	200 mV	0 dB	27 ns
≥ V _{IH}	≤ V _{IL}	220 mV	0 dB	18 ns
≤ V _{IL}	V _{IM}	200 mV	0 dB	27 ns
V _{IM}	V _{IM}	200 mV	0 dB	21 ns
≥ V _{IH}	V _{IM}	220 mV	0 dB	21 ns
≤ V _{IL}	≥ V _{IH}	220 mV	2.5 dB	27 ns
V _{IM}	≥ V _{IH}	200 mV	2.5 dB	21 ns
≥ V _{IH}	≥ V _{IH}	220 mV	2.5 dB	21 ns

6.3.4 Dynamic De-skew

The DPHY440 implements a dynamic de-skew feature which will continuously de-skew the HS data received on the DA[3:0]P/N interface and provide a retimed version on the DB[3:0]P/N interface. The retimed version is centered within the DBCP/N clock.




図 6-1. Dynamic De-skew

注

The dynamic de-skew feature is only enabled in HS mode, and causes a 2 clock (4 UI) delay of data while data traverses from DA to DB.



6.4 Device Functional Modes




図 6-2. Functional Modes

6.4.1 Shutdown Mode

The DPHY440 can be placed into a low power consumption state by asserting the RSTN pin low while maintaining a stable V_{CC} and V_{DD} power supply. While in the Shutdown state, the DPHY440 drives DB[3:0]P/N and DBCP/N pins to the LP00 state. The DPHY440 ignores all activity on the DA[3:0]P/N and DACP/N pins while in Shutdown mode. The Shutdown mode is exited by deasserting the RSTN pin high. Upon exiting Shutdown mode, the DPHY440 enters LP Mode operation and pass what is received on the DA interface to the DB interface.

6.4.2 LP Mode

In this mode, the DPHY440 passes LP signals between DA[3:0]P/N and DB[3:0]P/N. The internal terminations for the HS receiver and HS transmitter are disabled when operating in this mode.

The MIPI DSI specification defines bidirectional communication between the host and peripheral. When a response is needed by the peripheral, the response is returned using LP signaling from DB0P/N to DA0P/N. The DPHY440 only supports this communication over lane 0 (DB0P/N to DA0P/N). The remaining lanes cannot be used for LP communications from peripheral to host (reverse direction).

6.4.3 ULPS Mode

The DPHY440 is continuously monitoring the DPHY LP protocol for entry into the ULPS state. Upon entry into the ULPS state, the DPHY440 keeps active the logic necessary for LP signaling (LP rx, LPtx, LP state machine, so forth). All logic needed for HS operation are disabled. This allows for a lower power state than can be achieved when in operating other LP power states.

注

ULPS mode can only be entered from LP Mode.

6.4.4 HS Mode

The HS mode is entered when the required sequence of LP signals is detected by the LP state machine. In this mode, the internal termination for both the HS receiver and HS transmitter is enabled and the dynamic de-skew feature is enabled. The DPHY440 remains in this mode until a HS exit is detected by the LP state machine. Upon detecting the HS exit, the DPHY440 immediately transitions to *LP Mode*.



6.5 Register Maps

The DPHY440 local I²C interface is enabled when RSTN is input high. Access to the CSR registers is supported during ultra-low power state (ULPS). The EQ/SCL and ERC/SDA terminals are used for I²C clock and I²C data respectively. The DPHY440 I²C interface conforms to the two-wire serial interface defined by the I²C Bus Specification, Version 2.1 (January 2000) and supports up to 100 kHz.

The device address byte is the first byte received following the START condition from the controller device. The 7 bit device address for DPHY440 is factory preset to 1101100.

表 6-4. DPHY440 I ² C Target Address De	scription
---	-----------

				<u> </u>				
Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (W/R)	
1	1	0	1	1	0	0	0/1	
Address Cycle is	Address Cycle is 0xD8 (Write) and 0xD9 (Read)							

The following procedure should be followed to write to the DPHY440 I²C registers:

- 1. The controller initiates a write operation by generating a start condition (S), followed by the DPHY440 7-bit address and a zero-value "W/R" bit to indicate a write cycle.
- 2. The DPHY440 acknowledges the address cycle.
- 3. The controller presents the sub-address (I²C register within DPHY440) to be written, consisting of one byte of data, MSB-first
- 4. The DPHY440 acknowledges the sub-address cycle.
- 5. The controller presents the first byte of data to be written to the I²C register.
- 6. The DPHY440 acknowledges the byte transfer.
- 7. The controller may continue presenting additional bytes of data to be written, with each byte transfer completing with an acknowledge from the DPHY440.
- 8. The controller terminates the write operation by generating a stop condition (P).

The following procedure should be followed to read the DPHY440 I²C registers:

- 1. The controller initiates a read operation by generating a start condition (S), followed by the DPHY440 7-bit address and a one-value "W/R" bit to indicate a read cycle
- 2. The DPHY440 acknowledges the address cycle.
- 3. The DPHY440 transmit the contents of the memory registers MSB-first starting at register 00h or last read sub-address+1. If a write to the DPHY440 I²C register occurred prior to the read, then the DPHY440 starts at the sub-address specified in the write.
- 4. The DPHY440 will wait for either an acknowledge (ACK) or a not-acknowledge (NACK) from the controller after each byte transfer; the I²C controller acknowledges reception of each data byte transfer.
- 5. If an ACK is received, the DPHY440 transmits the next byte of data.
- 6. The controller terminates the read operation by generating a stop condition (P).

The following procedure should be followed for setting a starting sub-address for I²C reads:

- 1. The controller initiates a write operation by generating a start condition (S), followed by the DPHY440 7-bit address and a zero-value "W/R" bit to indicate a write cycle.
- 2. The DPHY440 acknowledges the address cycle.
- 3. The controller presents the sub-address (I²C register within DPHY440) to be written, consisting of one byte of data, MSB-first.
- 4. The DPHY440 acknowledges the sub-address cycle.
- 5. The controller terminates the write operation by generating a stop condition (P).

注

If no sub-addressing is included for the read procedure, and reads start at register offset 00h and continue byte by byte through the registers until the I^2C controller terminates the read operation. If a I^2C write occurred prior to the read, then the reads start at the sub-address specified by the write.



6.5.1 BIT Access Tag Conventions

A table of bit descriptions is typically included for each register description that indicates the bit field name, field description, and the field access tags. The field access tags are described in 表 6-5.

表 6-5. Tag Conventions

ACCESS TAG	NAME	DEFINITION			
R	Read	The field may be read by software.			
W	Write	The field may be written by software			
S	Set	The field may be set by a write of one. Writes of zero to the field have no effect.			
С	Clear	The field may be cleared by a write of one. Write of zero to the field have no effect.			
U	Update	Hardware may autonomously update this field			
N/A	No Access	Not accessible or not applicable			

6.5.2 Standard CSR Registers (address = 0x000 - 0x07)

図 6-3. Standard CSR Registers (0x000 - 0x07)

				<u> </u>			
7	6	5	4	3	2	1	0
DEVICE_ID							
R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 6-6. Standard CSR Registers (0x000 - 0x07)

Bit	Field	Туре	Reset	Description
7:0	DEVICE_ID	R		For the DPHY440 these fields return a string of ASCII characters returning "DPHY100". Addresses 0x07 - 0x00 = {0x20, 0x30, 0x30, 0x31, 0x59, 0x48, 0x50, 0x44}

6.5.3 Standard CSR Register (address = 0x08)

図 6-4. Standard CSR Register (0x08)

7	6	5	4	3	2	1	0	
	DEVICE_REV							
R	R	R	R	R	R	R	R	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 6-7. Standard CSR Register (0x08)

E	Bit	Field	Туре	Reset	Description
7	7:0	DEVICE_REV	R	0	Device revision.



6.5.4 Standard CSR Register (address = 0x09)

図 6-5. Standard CSR Register(0x09)

7	6	5	4	3	2	1	0
	Rese	erved		RXEC	Q_CLK.	RXEQ_DATA	
R RW RW RW				RW	RW	RW	RW

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 6-8. Standard CSR Register (0x09)

Bit	Field	Туре	Reset	Description		
7:4	Reserved	R	0	Reserved		
3:2	RXEQ_CLK	RW	0	This field selects the EQ level of the DACP/N. The value in this field will match the sampled state of EQ/SCL pin at the rising edge of RSTN. Software can change the value of this field at a later time. $00-0 \text{ dB (EQ/SCL pin} = V_{IL})\\ 01-2.5 \text{ dB (EQ/SCL pin} = V_{IM})\\ 10-\text{Reserved}.\\ 11-5 \text{ dB (EQ/SCL pin} = V_{IH})$		
1:0	RXEQ_DATA	RW	0	This field selects the EQ level of the DA[3:0]P/N . The value in this field will match the sampled state of EQ/SCL pin at the rising edge of RSTN. Software can change the value of this field at a later time. $00-0 \text{ dB. } (\text{EQ/SCL pin}=\text{V}_{\text{IL}})\\01-2.5 \text{ dB } (\text{EQ/SCL pin}=\text{V}_{\text{IM}})\\10-\text{Reserved.}\\11-5 \text{ dB. } (\text{EQ/SCL pin}=\text{V}_{\text{IH}})$		

6.5.5 Standard CSR Register (address = 0x0A)

図 6-6. Standard CSR Register (0x0A)

				5 (/		
7	6	5	4	3	2	1	0
LPTXDA_ERC		LPTXD	B_ERC	Rese	erved	HSC_ERC	
RW RW		RW	RW	R	R	RW	RW

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 6-9. Standard CSR Register (0x0A)

Bit	Field	Туре	Reset	Description
7:6	LPTXDA_ERC	RW	0	This field controls the edge rate of the DA0P/N LP transmitters. 00 – 18 ns at 70 pF (Default) 01 – 21 ns at 70 pF 10 – 15 ns at 70 pF 11 – 27 ns at 70 pF
5:4	LPTXDB_ERC	RW	0	This field controls the edge rate of the DB[3:0]P/N LP transmitters. The value in this field will be updated by hardware based on the state of the CFG[1:0] pin. Refer to 表 6-3 for settings based on sampled state of CFG[1:0] Software can change the value of this field at a later time. 00 – 18 ns at 70 pF 01 – 21 ns at 70 pF 10 – 15 ns at 70 pF 11 – 27 ns at 70 pF
3:2	Reserved	R		Reserved

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック (ご意見やお問い合わせ) を送信



表 6-9. Standard CSR Register (0x0A) (続き)

Bit	Field	Туре	Reset	Description
1:0	HSC_ERC	RW		This field controls the edge rate of the DBCP/N high speed transmitter. The value of this field will match the sampled state of the ERC pin. Software can change the value of this field at a later time. $00-200~ps~at~1~Gbps.~(ERC~pin=V_{IL})\\ 01-150~ps~at~1~Gbps.~(ERC~pin=V_{IM})\\ 10-250~ps~at~1~Gbps.~(ERC~pin=V_{IH})\\ 11-300~ps~at~1~Gbps$

6.5.6 Standard CSR Register (address = 0x0B)

図 6-7. Standard CSR Register (0x0B)

7	6	5	4	3	2	1	0
HSDB3_ERC		HSDB:	2_ERC	RHSDE	31_ERC	HSDB)_ERC
RW	RW	RW	RW	RW	RW	RW	RW

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 6-10. Standard CSR Register (0x0B)

Bit	Field	Туре	Reset	Description
7:6	HSDB3_ERC	RW	0	This field controls the edge rate of the DB3P/N high speed transmitter. The value of this field will match the sampled state of the ERC pin. Software can change the value of this field at a later time. $00-200~ps~at~1~Gbps.~(ERC~pin=V_{IL})\\ 01-150~ps~at~1~Gbps.~(ERC~pin=V_{IM})\\ 10-250~ps~at~1~Gbps.~(ERC~pin=V_{IH})\\ 11-300~ps~at~1~Gbps$
5:4	HSDB2_ERC	RW	0	This field controls the edge rate of the DB2P/N high speed transmitter. The value of this field will match the sampled state of the ERC pin. Software can change the value of this field at a later time. $00-200~ps~at~1~Gbps.~(ERC~pin=V_{IL})\\ 01-150~ps~at~1~Gbps.~(ERC~pin=V_{IM})\\ 10-250~ps~at~1~Gbps.~(ERC~pin=V_{IH})\\ 11-300~ps~at~1~Gbps$
3:2	RHSDB1_ERC	RW	0	This field controls the edge rate of the DB1P/N high speed transmitter. The value of this field will match the sampled state of the ERC pin. Software can change the value of this field at a later time. $00-200~ps~at~1~Gbps.~(ERC~pin=V_{IL})\\ 01-150~ps~at~1~Gbps.~(ERC~pin=V_{IM})\\ 10-250~ps~at~1~Gbps.~(ERC~pin=V_{IH})\\ 11-300~ps~at~1~Gbps$
1:0	HSDB0_ERC	RW	0	This field controls the edge rate of the DB0P/N high speed transmitter. The value of this field will match the sampled state of the ERC pin. Software can change the value of this field at a later time. $00-200~\text{ps}~\text{at}~1~\text{Gbps}.~\text{(ERC pin}=V_{\text{IL}})\\01-150~\text{ps}~\text{at}~1~\text{Gbps}.~\text{(ERC pin}=V_{\text{IH}})\\10-250~\text{ps}~\text{at}~1~\text{Gbps}.~\text{(ERC pin}=V_{\text{IH}})\\11-300~\text{ps}~\text{at}~1~\text{Gbps}$

6.5.7 Standard CSR Register (address = 0x0D)

図 6-8. Standard CSR Register (0x0D)

	7 6		5	4 3 2 1		1	0	
	Reserved.		CDB0N_STATUS	CDB0P_STATUS	Rese	rved	CDA0N_STATUS	CDA0P_STATUS
	R R		R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 6-11. Standard CSR Register (0x0D)

Bit	Field	Туре	Reset	Description
7:6	Reserved.	R		Reserved.
5	CDB0N_STATUS	R	0	0 – Contention not detected on DB0N interface.(default) 1 – Contention detected on DB0N interface
4	CDB0P_STATUS	R	0	0 – Contention not detected on DB0P interface.(default) 1 – Contention detected on DB0P interface
3:2	Reserved	R		Reserved
1	CDA0N_STATUS	R	0	0 – Contention not detected on DA0N interface.(default) 1 – Contention detected on DA0N interface
0	CDA0P_STATUS	R	0	0 – Contention not detected on DA0P interface.(default) 1 – Contention detected on DA0P interface

6.5.8 Standard CSR Register (address = 0x0E)

図 6-9. Standard CSR Register (0x0E)

7	6	5	4	3	2	1	0
Reserved		HSTX_	VSADJ	Rese	erved	HSTX	_PRE
R	R	RW	RW	R	R	RW	RW

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 6-12. Standard CSR Register (0x0E)

Bit	Field	Туре	Reset	Description
7:6	Reserved	R		Reserved
5:4	HSTX_VSADJ	RWU	0	This field controls the HS TX voltage swing level. The value of this field will match the sampled state of the CFG[1:0] pins. Software can change the value of this field at a later time. $00-180~\text{mV} \\ 01-200~\text{mV} \text{ (CFG0} = \text{V}_{\text{IM}} \text{ or (CFG0} = \text{V}_{\text{IL}} \text{ and !CFG1} = \text{V}_{\text{IH}})) \\ 1X-220~\text{mV} \text{ (CFG0} = \text{V}_{\text{IH}} \text{ or (CFG0} = \text{V}_{\text{IL}} \text{ and CFG1} = \text{V}_{\text{IH}}))$
3:2	Reserved	R		Reserved
1:0	HSTX_PRE	RWU	0	This field controls the HS TX pre-emphasis level. The value of this field will match the sampled state of CFG1 pin. Software can change the value of this field at a later time. $00-1.5~\text{dB} \\ 01-0~\text{dB}~\text{(CFG1}=V_{\text{IM}}~\text{or}~V_{\text{IL}}) \\ 1X-2.5~\text{dB}~\text{(CFG1}=V_{\text{IH}})$



6.5.9 Standard CSR Register (address = 0x10) [reset = 0xFF]

図 6-10. Standard CSR Register (0x10)

					· /		
7	6	5	4	3	2	1	0
			LPTXD	A_ERC			
RW	RW	RW	RW	RW	RW	RW	RW

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 6-13. Standard CSR Register (0x10)

Bit	Field	Туре	Reset	Description
7:0	LPTXDA_ERC	RW	0xFF	This field represents the lower 8-bits of the 16-bit BTA_TIMEOUT register. Timer is reset to default state when BTA request is detected and is stopped when BTA is acknowledged. If BTA is not acknowledged before this timer expires, then DPHY440 will terminate BTA operation. This counter operates on the LPTX clock. Defaults to 0xFF.

6.5.10 Standard CSR Register (address = 0x11) [reset = 0xFF]

図 6-11. Standard CSR Register (0x11)

7	1	0									
BTA_TIMEOUT_HI											
RW RW RW RW RW RW											

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 6-14. Standard CSR Register (0x11)

Bit	Field	Туре	Reset	Description
7:0	BTA_TIMEOUT_HI	RW	0xFF	This field represents the upper 8-bits of the 16-bit BTA_TIMEOUT register. Timer is reset to default state when BTA request is detected and is stopped when BTA is acknowledged. If BTA is not acknowledged before this timer expires, then DPHY440 will terminate BTA operation. This counter operates on the LPTX clock. Defaults to 0xFF.

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



7 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

7.1 Application Information,

The DPHY440 supports up to 4 DSI DPHY lanes and a clock lane. One of the four lanes is used for back channel communications between GPU and DSI panel. DPHY440's lane 0 is the only lane that supports the back channel. For this reason, DPHY440 lane 0 must always be connected to lane 0 of GPU and panel.

Other combinations, like 1 and 3 lane, examples are not shown, but are fully supported by the DPHY440. For all DSI implementations, the polarity must be maintained between the DSI Source and DSI Sink. The DPHY440 does not support polarity inversion.

7.2 Typical Application, CSI-2 Implementations

The DPHY440 supports 4 CSI-2 DPHY lanes plus a clock. Unlike DSI, CSI-2 does not have a back channel path. Because of this, there is no requirement on lane ordering. Because there is no lane ordering requirement, there are more combinations which can be implemented. All possible combinations are supported by the DPHY440. For all CSI-2 implementations, the polarity must be maintained between the CSI-2 Source and CSI-2 Sink. The DPHY440 does not support polarity inversion.




図 7-1. CSI-2 Example: Typical SNx5DPHY440SS Placement in the System






図 7-2. CSI-2 Two Lane Example

7.2.1 Design Requirements

Typically, in CSI-2 applications, the system trace length from the Camera (Source) to the DPHY440 device is different from that of the trace length from DPHY440 to the APU (Sink). Consequently, different pre-emphasis and equalization settings are required on the receiver and transmitter side of the device respectively.

For this design example, refer to \boxtimes 7-1 and \boxtimes 7-2. Shown is a CSI-2 system implementation in which the DPHY device is placed close to the Sink (APU). Here, the input trace length is about 12 inch while the output trace length is just 1 inch. The input signal characteristics assumed are shown in \gtrsim 7-1.

PARAMETERData Rate (200 Mbps to 1.5 Gbps)1 GbpsInput trace length12 inchOutput trace length1 inchTrace width10 mils

表 7-1. Design Parameters



7.2.2 Detailed Design Procedure

The typical example describes how to configure the VSADJ, PRE, EQ and ERC configuration pins of the DPHY440 device based on the board trace length between the Source (Camera) and DPHY440 and the DPHY440 and Sink (APU). Actual configuration settings might differ due to additional factors such as board layout, and connectors used in the signal path.

Though the data rate in this example is 1 Gbps, device is placed near to the Sink, with a short output trace of 1 inch. Consequently, the ERC pin can be configured to have a rise/fall time of 250 ps for the edge. Further, due to the short output trace, the PRE pin must be configured to a setting of 0 dB and the VSADJ to be 200 mV. The Application Curve in ☑ 7-6 shows the FR-4 loss characteristics of a 10 mil wide, 12 inch long trace. From this plot, the input signal trace suffers a loss of 1.5 dB at 500 MHz. Thus, the EQ setting can be either 0 dB or 2.5 dB. All the configuration settings and their corresponding inputs are tabulated in 表 7-2.

表 7-2. Configuration Pin Settings

PIN	SETTING	INPUT VALUE
VSADJ	200 mV	V _{IM}
PRE	0 dB	V _{IM}
EQ	0 dB or 2.5 dB	V _{IL} or V _{IM}
ERC	250 ps	V _{IH}

The configuration pins each have internal pull-up and pull-down resistors of 100 k Ω each. Thus, the recommendation is an external pull-up/pull-down resistors of about 10 k Ω each, to meet the requirement of the threshold levels for the V_{IL} and V_{IH} listed in the *Electrical Characteristics* table. The external resistors shown in \boxtimes 7-2 should be populated to produce corresponding configuration settings, according to the list given in $\not\equiv$ 7-3.


表 7-3. Resistor Parameters

RESISTOR NAME	VALUE
R1	Leave unpopulated
R2	Leave unpopulated
R3	Leave unpopulated
R4	Leave unpopulated
R5	Leave unpopulated
R6	10 kΩ (EQ = 0 dB) or Leave unpopulated (EQ = 2.5 dB)
R7	10 kΩ
R8	Leave unpopulated



7.2.2.1 Reset Implementation

The DPHY440 RSTN input gives control over the device reset and to place the device into low power mode. It is critical to reset the digital logic of the DPHY440 after the VCC supply is stable (that is, the power supply has reached the minimum recommended operating voltage). This is achieved by transitioning the RSTN input from a low level to a high level. A system may provide a control signal to the RSTN signal that transitions low to high after the power supply is (or supplies are) stable, or implement an external capacitor connected between RSTN and GND, to allow delaying the RSTN signal during power up. Both implementations are shown in $\boxed{2}$ 7-3 and $\boxed{2}$ 7-4.



open drain output C RST C DPHY440

図 7-3. External Capacitor Controlled RSTN

図 7-4. RSTN Input from Active Controller

When implementing the external capacitor, the size of the external capacitor depends on the power up ramp of the V_{CC} supply, where a slower ramp-up results in a larger value external capacitor.

Refer to the latest reference schematic for the DPHY440 device and/or consider approximately 200-nF capacitor as a reasonable first estimate for the size of the external capacitor.

When implementing an RSTN input from an active controller, it is recommended to use an open drain driver if the RSTN input is driven. This protects the RSTN input from damage of an input voltage greater than V_{CC} .




図 7-5. Power-Up Timing Requirements

表 7-4. Timing Requirements

	DESCRIPTION ⁽¹⁾	MIN	MAX
t _{D1}	V _{CC} stable before deassertion of RSTN.	100 µs	
t _{su2}	Setup of VSADJ_CFG0, PRE_CFG1, EQ and ERC pin before deassertion of RSTN.	0	
t _{h2}	Hold of VSADJ_CFG0, PRE_CFG1, EQ and ERC pin after deassertion of RSTN.	250 µs	



表 7-4. Timing Requirements (続き)


	DESCRIPTION ⁽¹⁾	MIN	MAX	
t _{VCC_RAMP}	V _{CC} supply ramp requirements	0.2 ms	100 ms	

(1) Unused DAxP/N pins shall be tied to GND.

25



7.2.3 Application Curves



7.3 Power Supply Recommendations

Texas Instruments recommends a 0.1-µF capacitor on each power pin.




図 7-8. Supply Implementation



7.4 Layout

7.4.1 Layout Guidelines

- DAxP/N and DB*P/N pairs should be routed with controlled 100-Ω differential impedance (± 15%) or 50-Ω single-ended impedance (± 15%).
- Keep away from other high speed signals.
- · Keep lengths to within 5 mils of each other.
- Length matching should be near the location of mismatch.
- Each pair should be separated at least by 3 times the signal trace width.
- The use of bends in differential traces should be kept to a minimum. When bends are used, the number of left and right bends should be as equal as possible and the angle of the bend should be ≥ 135 degrees. This will minimize any length mismatch causes by the bends and; therefore, minimize the impact bends have on EMI.
- Route all differential pairs on the same of layer.
- The number of VIAS should be kept to a minimum. It is recommended to keep the VIAS count to 2 or less.
- · Keep traces on layers adjacent to ground plane.
- Do NOT route differential pairs over any plane split.
- Adding Test points will cause impedance discontinuity and will; therefore, negatively impact signal performance. If test points are used, they should be placed in series and symmetrically. They must not be placed in a manner that causes a stub on the differential pair.

7.4.2 Layout Example




図 7-9. Example Layout



8 Device and Documentation Support

8.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.2 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

8.3 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

MIPI® is a registered trademark of MIPI Alliance, Inc.

すべての商標は、それぞれの所有者に帰属します。

8.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.5 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

	Page
ドキュメント全体にわたって表、図、相互参照の採番方法を更新	1
• I ² C に言及している場合、すべての旧式の用語をコントローラおよびターゲットに変更	
• Changed t _{HD:DAT} units from µs to ns in the <i>Timing Requirements</i> table	7
 Changed t_{SU;DAT} from 4µs minimum to 250ns minimum in the Timing Requirements table 	
Added f _{CLK} parameter in the <i>Timing Requirements</i> table	7
Changes from Basisian B (Assessed 2047) to Basisian C (Assessed 2040)	Deve
Changes from Revision B (August 2017) to Revision C (August 2019)	Page
 Changed F_(BR) MAX value From: 1 Gbps To: 1.5 Gbps in the Switching Characteristics table 	2
5 (bit)	
	Page
	Page
Changes from Revision A (April 2016) to Revision B (August 2017) 「特長」を「100MHz~500MHz の CSI-2/DSI クロック レート」から「100MHz~750MHz の CSI-2/DSI	Page クロック レー
Changes from Revision A (April 2016) to Revision B (August 2017) • 「特長」を「100MHz~500MHz の CSI-2/DSI クロック レート」から「100MHz~750MHz の CSI-2/DSIト」に変更	Page クロック レー 1
Changes from Revision A (April 2016) to Revision B (August 2017) 「特長」を「100MHz~500MHz の CSI-2/DSI クロック レート」から「100MHz~750MHz の CSI-2/DSI	Page クロック レー 1 プリケーション

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



www.ti.com/ja-jp

•	Changed V _{IH} = 4 dB To: V _{IH} = 5 dB in the <i>Pin Functions</i> table	3
	Added a Test Condition of EQ is at 750 MHz to V _(RXEQ1) n the <i>Electrical Characteristics</i> table	
•	Changed V _(RXEQ2) TYP value From: 4 dB To: 5 dB in the <i>Electrical Characteristics</i> table	
•	Changed the MIPI DPHY HS Interface section in the <i>Timing Requirements</i> table	
•	Changed F _(HSCLK) From 500 µsMHz To: 750 MHz in the Switching Characteristics table	
•		
•	Changed t _R and t _F Datarate Test Conditions and values	8
•	Changed text From: application at datarates of up to 1 Gbps To: application at datarates of up to 1.	
	the Overview section	11
•	Changed 表 6-1	12
•	Changed 11 – 4 dB To: 11 – 5 dB for RXEQ_CLK in 表 6-8	17
•	Changed 11 – 4 dB To: 11 – 5 dB for RXEQ_DATA in 表 6-8	17
•	Changed From: Data Rate To: Data Rate (200 Mbps to 1.5 Gbps) in 表 7-1	
_		
C	hanges from Revision * (March 2016) to Revision A (April 2016)	Page
_	hanges from Revision * (March 2016) to Revision A (April 2016)	Page
•	「特長」の「3kV の ESD HBM 保護」を「2kV の ESD HBM 保護」に変更	 1
•	「特長」の「3kV の ESD HBM 保護」を「2kV の ESD HBM 保護」に変更 Changed From: (approx. 100K) To: (100K) in the <i>Pin Functions</i> table for pins 13 and 14	
•	「特長」の「3kV の ESD HBM 保護」を「2kV の ESD HBM 保護」に変更 Changed From: (approx. 100K) To: (100K) in the <i>Pin Functions</i> table for pins 13 and 14 Changed From: (approx. 100K) To: (100K) in the <i>Pin Functions</i> table for pins 26, 27, and 28	3
•	「特長」の「3kV の ESD HBM 保護」を「2kV の ESD HBM 保護」に変更	3
•	「特長」の「3kV の ESD HBM 保護」を「2kV の ESD HBM 保護」に変更	1 3 5
•	「特長」の「3kV の ESD HBM 保護」を「2kV の ESD HBM 保護」に変更	
•	「特長」の「3kV の ESD HBM 保護」を「2kV の ESD HBM 保護」に変更	
•	「特長」の「3kV の ESD HBM 保護」を「2kV の ESD HBM 保護」に変更	
•	「特長」の「3kV の ESD HBM 保護」を「2kV の ESD HBM 保護」に変更	

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 21-Oct-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65DPHY440SSRHRR	ACTIVE	WQFN	RHR	28	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DPHY440	Samples
SN65DPHY440SSRHRT	ACTIVE	WQFN	RHR	28	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DPHY440	Samples
SN75DPHY440SSRHRR	ACTIVE	WQFN	RHR	28	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	DPHY440	Samples
SN75DPHY440SSRHRT	ACTIVE	WQFN	RHR	28	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	DPHY440	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 21-Oct-2024


continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 21-Oct-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65DPHY440SSRHRR	WQFN	RHR	28	3000	330.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1
SN65DPHY440SSRHRT	WQFN	RHR	28	250	180.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1
SN75DPHY440SSRHRR	WQFN	RHR	28	3000	330.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1
SN75DPHY440SSRHRT	WQFN	RHR	28	250	180.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1



www.ti.com 21-Oct-2024




*All dimensions are nominal

7 III CHILOTO CHE TIETHING							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65DPHY440SSRHRR	WQFN	RHR	28	3000	346.0	346.0	33.0
SN65DPHY440SSRHRT	WQFN	RHR	28	250	182.0	182.0	20.0
SN75DPHY440SSRHRR	WQFN	RHR	28	3000	346.0	346.0	33.0
SN75DPHY440SSRHRT	WQFN	RHR	28	250	182.0	182.0	20.0

3.5 x 5.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4210249/B





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated