

## SN65LVDS93A-Q1 FlatLink™ トランスミッタ

### 1 特長

- 車載アプリケーション用にAEC-Q100認定済み
  - 温度グレード3:  $-40^{\circ}\text{C}$ ~ $85^{\circ}\text{C}$
  - HBM ESD分類レベル3
  - CDM ESD分類レベルC6
- LVDS内蔵LCDパネルに直接接続できるLVDSディスプレイSerDesインターフェイス
- パッケージ: 14mmx6.1mm TSSOP
- 1.8V~3.3Vトレラントのデータ入力により、低消費電力、低電圧のアプリケーションおよびグラフィック・プロセッサへの直接接続が可能
- 最高135Mppsの転送レート、ピクセル・クロック周波数範囲: 10MHz~135MHz
- 低EMIでHVGAからHDまでのディスプレイ解像度に最適
- 単一の3.3V電源で動作し、75MHzで170mW (標準値)
- 28データ・チャンネル+クロック入力(低電圧TTL)から、4データ・チャンネル+クロック出力(低電圧差動)
- ディセーブル時の消費電力: 1mW未満
- 立ち上がりまたは立ち下がりがクロック・エッジによる入力トリガを選択可能
- スペクトラム拡散クロック(SSC)に対応
- すべての OMAP™ 2x, OMAP™ 3x, DaVinci™ アプリケーション・プロセッサに対応

### 2 アプリケーション

- LCDディスプレイ・パネル・ドライバ
- UMPCおよびネットブックPC
- デジタル・ピクチャ・フレーム

### 3 概要

SN65LVDS93A-Q1 FlatLink™ トランスミッタは、単一の集積回路に4つの7ビット・パラレル・ロード/シリアル出力シフト・レジスタ、1つの7Xクロック・シンセサイザ、5つの低電圧差動信号(LVDS)ドライバを搭載しています。これらの機能により、5つの平衡対導体を介して28ビットのシングルエンドLVTTTLデータを同期伝送して、SN75LVDS94などの対応レシーバ、およびLVDSレシーバ内蔵のLCDパネルで受信することができます。

送信時には、入力クロック信号(CLKIN)のエッジで、データ・ビットD0~D27がそれぞれレジスタにロードされます。クロックの立ち上がり/立ち下がりエッジは、クロック選択(CLKSEL)ピンで選択できます。CLKINの周波数を7倍にし、これを用いてデータ・レジスタを7ビット・スライスで直列にアンロードします。これにより、4つのシリアル・ストリームと位相ロックされたクロック(CLKOUT)がLVDS出力ドライバに出力されます。CLKOUTの周波数は入力クロックCLKINと同じです。

SN65LVDS93A-Q1は外付け部品が不要で、制御もほとんどまたは全く必要ありません。トランスミッタへの入力時とレシーバの出力時のデータ・バスは同じになり、ユーザーが意識することなくデータを伝送できます。ユーザーによる操作は、CLKSELにHIGHレベルを入力してクロック立ち上がりエッジを選択したり、LOWレベル入力で立ち下がりエッジを選択するほか、シャットダウン/クリア(SHTDN)を使用するくらいです。SHTDNはアクティブLOW入力であり、クロックを抑止してLVDS出力ドライバをシャットオフすることにより、消費電力を削減できます。この信号がLOWレベルになると、すべての内部レジスタはクリアされてLOWレベルになります。


SN65LVDS93A-Q1は周囲温度範囲 $-40^{\circ}\text{C}$ ~ $85^{\circ}\text{C}$ で動作することを特長としています。

#### 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
SN65LVDS93A-Q1	TSSOP (56)	14.00mmx6.10mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

#### 概略回路図



## 目次

1	特長 .....	1	8.2	Functional Block Diagram .....	14
2	アプリケーション .....	1	8.3	Feature Description .....	15
3	概要 .....	1	8.4	Device Functional Modes .....	16
4	改訂履歴 .....	2	<b>9</b>	<b>Application and Implementation .....</b>	<b>17</b>
5	<b>Pin Configuration and Functions .....</b>	<b>3</b>	9.1	Application Information .....	17
6	<b>Specifications .....</b>	<b>5</b>	9.2	Typical Application .....	17
6.1	Absolute Maximum Ratings .....	5	<b>10</b>	<b>Power Supply Recommendations .....</b>	<b>24</b>
6.2	ESD Ratings .....	5	<b>11</b>	<b>Layout .....</b>	<b>24</b>
6.3	Recommended Operating Conditions .....	5	11.1	Layout Guidelines .....	24
6.4	Thermal Information .....	5	11.2	Layout Example .....	26
6.5	Electrical Characteristics .....	6	<b>12</b>	<b>デバイスおよびドキュメントのサポート .....</b>	<b>28</b>
6.6	Timing Requirements .....	7	12.1	商標 .....	28
6.7	Switching Characteristics .....	9	12.2	静電気放電に関する注意事項 .....	28
6.8	Typical Characteristics .....	10	12.3	ドキュメントの更新通知を受け取る方法 .....	28
<b>7</b>	<b>Parameter Measurement Information .....</b>	<b>11</b>	12.4	コミュニティ・リソース .....	28
<b>8</b>	<b>Detailed Description .....</b>	<b>14</b>	12.5	Glossary .....	28
8.1	Overview .....	14	<b>13</b>	<b>メカニカル、パッケージ、および注文情報 .....</b>	<b>28</b>

## 4 改訂履歴

### Revision A (February 2015) から Revision B に変更

**Page**

•	Changed "Toggle LVDS83B" To "Toggle SN65LVDS93A-Q1" in item 4 in the <i>Power Up Sequence</i> section .....	18
•	Changed "this allows the LVDS83B" To "this allows the SN65LVDS93A-Q1" in item 5 in the <i>Power Up Sequence</i> section .....	18


### 2015年2月発行のものから更新

**Page**

•	「 <a href="#">特長</a> 」をHBM ESD分類レベル2からHBM ESD分類レベル3に変更 .....	1
•	「 <a href="#">特長</a> 」のESD: 5kV HBM、1.5kV CDMを削除 .....	1

## 5 Pin Configuration and Functions

**DGG Package  
56-PIN (TSSOP)  
(Top View)**



**Pin Functions**

PIN		I/O	DESCRIPTION
NAME	NO.		
CLKIN	31	CMOS IN with pull $\down$ n	Input pixel clock; rising or falling clock polarity is selectable by Control input CLKSEL.
CLKOUTP	39	LVDS Out	Differential LVDS pixel clock output. Output is high-impedance when $\overline{\text{SHTDN}}$ is pulled low (de-asserted).
CLKOUTM	40		
CLKSEL	17	CMOS IN with pull $\down$ n	Selects between rising edge input clock trigger (CLKSEL = $V_{IH}$ ) and falling edge input clock trigger (CLKSEL = $V_{IL}$ ).
D5, D6, D7, D8 D9, D10, D11, D12 D13, D14, D15, D16 D17, D18, D19, D20 D21, D22, D23, D24 D25, D26, D27 D0, D1, D2, D3, D4	2, 3, 4, 6 7, 8, 10, 11 12, 14, 15, 16 18, 19, 20, 22 23, 24, 25, 27 28, 30, 50 51, 52, 54, 55, 56	CMOS IN with pull $\down$ n	Data inputs; supports 1.8 V to 3.3 V input voltage selectable by VDD supply. To connect a graphic source successfully to a display, the bit assignment of D[27:0] is critical (and not necessarily intuitive). For input bit assignment see <a href="#">§ 15</a> to <a href="#">§ 18</a> for details. Note: if application only requires 18-bit color, connect unused inputs D5, D10, D11, D16, D17, D23, and D27 to GND.
GND	5, 13, 21, 29, 33, 35, 36, 43, 49, 53	Power Supply <sup>(1)</sup>	Supply ground for VCC, IOVCC, LVDSVCC, and PLLVCC.
IOVCC	1, 26	Power Supply <sup>(1)</sup>	I/O supply reference voltage (1.8 V up to 3.3 V matching the GPU data output signal swing)
LVDSVCC	44	Power Supply <sup>(1)</sup>	3.3 V LVDS output analog supply
PLLVCC	34	Power Supply <sup>(1)</sup>	3.3 V PLL analog supply
$\overline{\text{SHTDN}}$	32	CMOS IN with pull $\down$ n	Device shut down; pull low (de-assert) to shut down the device (low power, resets all registers) and high (assert) for normal operation.
VCC	9	Power Supply <sup>(1)</sup>	3.3 V digital supply voltage
Y0P	47	LVDS Out	Differential LVDS data outputs. Outputs are high-impedance when $\overline{\text{SHTDN}}$ is pulled low (de-asserted)
Y0M	48		
Y1P	45		
Y1M	45		
Y2P	41		
Y2M	42		
Y3P	37	LVDS Out	Differential LVDS Data outputs. Output is high-impedance when $\overline{\text{SHTDN}}$ is pulled low (de-asserted). Note: if the application only requires 18-bit color, this output can be left open.
Y3M	38		

- (1) For a multilayer pcb, it is recommended to keep one common GND layer underneath the device and connect all ground terminals directly to this plane.

## 6 Specifications

### 6.1 Absolute Maximum Ratings<sup>(1)</sup>

	MIN	MAX	UNIT
Supply voltage range, VCC, IOVCC, LVDSVCC, PLLVCC <sup>(2)</sup>	–0.5	4	V
Voltage range at any output terminal	–0.5	VCC + 0.5	V
Voltage range at any input terminal	–0.5	IOVCC + 0.5	V
Continuous power dissipation	See <a href="#">Thermal Information</a>		
Storage temperature, T <sub>stg</sub>	–65	150	°C

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
- (2) All voltages are with respect to the GND terminals.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. e.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, VCC	3	3.3	3.6	V
LVDS output Supply voltage, LVDSVCC	3	3.3	3.6	
PLL analog supply voltage, PLLVCC	3	3.3	3.6	
IO input reference supply voltage, IOVCC	1.62	1.8 / 2.5 / 3.3	3.6	
Power supply noise on any VCC terminal			0.1	
High-level input voltage, V <sub>IH</sub>	IOVCC = 1.8 V	IOVCC/2 + 0.3 V		V
	IOVCC = 2.5 V	IOVCC/2 + 0.4 V		
	IOVCC = 3.3 V	IOVCC/2 + 0.5 V		
Low-level input voltage, V <sub>IL</sub>	IOVCC = 1.8 V	IOVCC/2 - 0.3 V		V
	IOVCC = 2.5 V	IOVCC/2 - 0.4 V		
	IOVCC = 3.3 V	IOVCC/2 - 0.5 V		
Differential load impedance, Z <sub>L</sub>	90		132	Ω
Operating free-air temperature, T <sub>A</sub>	–40		85	°C
Virtual junction temperature, T <sub>J</sub>			105	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		SN65LVDS93A-Q1	UNIT
		DGG (TSSOP)	
		56 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	63.4	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	15.9	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	32.5	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.4	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	32.2	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

**Thermal Information (continued)**

THERMAL METRIC <sup>(1)</sup>	SN65LVDS93A-Q1	UNIT
	DGG (TSSOP)	
	56 PINS	
$R_{\theta JC(bot)}$ Junction-to-case (bottom) thermal resistance	N/A	°C/W

**6.5 Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_T$	Input voltage threshold	$R_L = 100\Omega$ , See <a href="#">7</a>	IOVCC/2			V
$ V_{OD} $	Differential steady-state output voltage magnitude		250		450	mV
$\Delta V_{OD} $	Change in the steady-state differential output voltage magnitude between opposite binary states			1	35	mV
$V_{OC(SS)}$	Steady-state common-mode output voltage	See <a href="#">7</a> $t_{R/F} (Dx, CLKIN) = 1\text{ ns}$	1.125		1.375	V
$V_{OC(PP)}$	Peak-to-peak common-mode output voltage				35	mV
$I_{IH}$	High-level input current	$V_{IH} = IOVCC$			25	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{IL} = 0\text{ V}$			$\pm 10$	$\mu\text{A}$
$I_{OS}$	Short-circuit output current	$V_{OY} = 0\text{ V}$			$\pm 24$	mA
		$V_{OD} = 0\text{ V}$			$\pm 12$	mA
$I_{OZ}$	High-impedance state output current	$V_O = 0\text{ V to VCC}$			$\pm 20$	$\mu\text{A}$
$R_{pdn}$	Input pull-down integrated resistor on all inputs (Dx, CLKSEL, SHTDN, CLKIN)	IOVCC = 1.8 V		200		k $\Omega$
		IOVCC = 3.3 V		100		
$I_Q$	Quiescent current (average)	disabled, all inputs at GND; SHTDN = $V_{IL}$		2	100	$\mu\text{A}$

 (1) All typical values are at VCC = 3.3 V,  $T_A = 25^\circ\text{C}$ .

## Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
I <sub>CC</sub>	Supply current (average)	$\overline{\text{SHTDN}} = V_{IH}$ , R <sub>L</sub> = 100Ω (5 places), grayscale pattern (8), VCC = 3.3 V, f <sub>CLK</sub> = 75 MHz					
		I <sub>(VCC)</sub> + I <sub>(PLLVCC)</sub> + I <sub>(LVDSVCC)</sub>		51.9		mA	
		I <sub>(IOVCC)</sub> with IOVCC = 3.3 V		0.4			
		I <sub>(IOVCC)</sub> with IOVCC = 1.8 V		0.1			
		$\overline{\text{SHTDN}} = V_{IH}$ , R <sub>L</sub> = 100Ω (5 places), 50% transition density pattern (8), VCC = 3.3 V, f <sub>CLK</sub> = 75 MHz					
		I <sub>(VCC)</sub> + I <sub>(PLLVCC)</sub> + I <sub>(LVDSVCC)</sub>		53.3		mA	
		I <sub>(IOVCC)</sub> with IOVCC = 3.3 V		0.6			
		I <sub>(IOVCC)</sub> with IOVCC = 1.8 V		0.2			
		$\overline{\text{SHTDN}} = V_{IH}$ , R <sub>L</sub> = 100Ω (5 places), worst-case pattern (9), VCC = 3.6 V, f <sub>CLK</sub> = 75 MHz					
		I <sub>(VCC)</sub> + I <sub>(PLLVCC)</sub> + I <sub>(LVDSVCC)</sub>		63.7		mA	
		I <sub>(IOVCC)</sub> with IOVCC = 3.3 V		1.3			
		I <sub>(IOVCC)</sub> with IOVCC = 1.8 V		0.5			
		$\overline{\text{SHTDN}} = V_{IH}$ , R <sub>L</sub> = 100Ω (5 places), worst-case pattern (9), f <sub>CLK</sub> = 100 MHz					
		I <sub>(VCC)</sub> + I <sub>(PLLVCC)</sub> + I <sub>(LVDSVCC)</sub>		81.6		mA	
		I <sub>(IOVCC)</sub> with IOVCC = 3.6 V		1.6			
I <sub>(IOVCC)</sub> with IOVCC = 1.8 V		0.6					
$\overline{\text{SHTDN}} = V_{IH}$ , R <sub>L</sub> = 100Ω (5 places), worst-case pattern (9), f <sub>CLK</sub> = 135 MHz							
I <sub>(VCC)</sub> + I <sub>(PLLVCC)</sub> + I <sub>(LVDSVCC)</sub>		102.2		mA			
I <sub>(IOVCC)</sub> with IOVCC = 3.6 V		2.1					
I <sub>(IOVCC)</sub> with IOVCC = 1.8 V		0.8					
C <sub>I</sub>	Input capacitance			2		pF	

## 6.6 Timing Requirements

PARAMETER		MIN	MAX	UNIT
Input clock period, t <sub>c</sub>		7.4	100	ns
Input clock modulation	with modulation frequency 30 kHz		8%	
	with modulation frequency 50 kHz		6%	
High-level input clock pulse width duration, t <sub>w</sub>		0.4 t <sub>c</sub>	0.6 t <sub>c</sub>	ns
Input signal transition time, t <sub>t</sub>			3	ns
Data set up time, D0 through D27 before CLKIN (See 6)		2		ns
Data hold time, D0 through D27 after CLKIN		0.8		ns




图 1. Typical SN65LVDS93A-Q1 Load and Shift Sequences




图 2. Equivalent Input and Output Schematic Diagrams



## 6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$t_0$	Delay time, CLKOUT $\uparrow$ after Yn valid (serial bit position 0, equal D1, D9, D20, D5)	See <a href="#">10</a> , $t_C = 10\text{ns}$ ,  Input clock jitter  < 25ps <sup>(2)</sup>	-0.1	0	0.1	ns
$t_1$	Delay time, CLKOUT $\uparrow$ after Yn valid (serial bit position 1, equal D0, D8, D19, D27)		$1/7 t_C - 0.1$		$1/7 t_C + 0.1$	ns
$t_2$	Delay time, CLKOUT $\uparrow$ after Yn valid (serial bit position 2, equal D7, D18, D26, D23)		$2/7 t_C - 0.1$		$2/7 t_C + 0.1$	ns
$t_3$	Delay time, CLKOUT $\uparrow$ after Yn valid (serial bit position 3, equal D6, D15, D25, D17)		$3/7 t_C - 0.1$		$3/7 t_C + 0.1$	ns
$t_4$	Delay time, CLKOUT $\uparrow$ after Yn valid (serial bit position 4, equal D4, D14, D24, D16)		$4/7 t_C - 0.1$		$4/7 t_C + 0.1$	ns
$t_5$	Delay time, CLKOUT $\uparrow$ after Yn valid (serial bit position 5, equal D3, D13, D22, D11)		$5/7 t_C - 0.1$		$5/7 t_C + 0.1$	ns
$t_6$	Delay time, CLKOUT $\uparrow$ after Yn valid (serial bit position 6, equal D2, D12, D21, D10)		$6/7 t_C - 0.1$		$6/7 t_C + 0.1$	ns
$t_{c(o)}$	Output clock period			$t_C$		ns
$\Delta t_{c(o)}$	Output clock cycle-to-cycle jitter <sup>(3)</sup>	$t_C = 10\text{ns}$ ; clean reference clock, see <a href="#">11</a>		$\pm 26$		ps
		$t_C = 10\text{ns}$ with 0.05UI added noise modulated at 3MHz, see <a href="#">11</a>		$\pm 44$		
		$t_C = 7.4\text{ns}$ ; clean reference clock, see <a href="#">11</a>		$\pm 35$		
		$t_C = 7.4\text{ns}$ with 0.05UI added noise modulated at 3MHz, see <a href="#">11</a>		$\pm 42$		
$t_w$	High-level output clock pulse duration			$4/7 t_C$		ns
$t_{r/f}$	Differential output voltage transition time ( $t_r$ or $t_f$ )	See <a href="#">7</a>		225	500	ps
$t_{en}$	Enable time, $\overline{\text{SHTDN}}\uparrow$ to phase lock (Yn valid)	$f_{(\text{clk})} = 135\text{ MHz}$ , See <a href="#">12</a>		6		$\mu\text{s}$
$t_{dis}$	Disable time, $\overline{\text{SHTDN}}\downarrow$ to off-state (CLKOUT high-impedance)	$f_{(\text{clk})} = 135\text{ MHz}$ , See <a href="#">13</a>		7		ns

(1) All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

(2) |Input clock jitter| is the magnitude of the change in the input clock period.

(3) The output clock cycle-to-cycle jitter is the largest recorded change in the output clock period from one cycle to the next cycle observed over 15,000 cycles. Tektronix TDSJIT3 Jitter Analysis software was used to derive the maximum and minimum jitter value.

### 6.8 Typical Characteristics




Figure 3. Average Grayscale  $I_{CC}$  vs Clock Frequency




Figure 4. Output Clock Jitter vs Input Clock Jitter






Figure 5. Typical PRBS Output Signal Over One Clock Period

## 7 Parameter Measurement Information




All input timing is defined at  $IOVDD / 2$  on an input signal with a 10% to 90% rise or fall time of less than 3 ns. CLKSEL = 0 V.

⊗ 6. Set Up and Hold Time Definition




⊗ 7. Test Load and Voltage Definitions for LVDS Outputs




The 16 grayscale test pattern test device power consumption for a typical display pattern.

8. 16 Grayscale Test Pattern





The worst-case test pattern produces nearly the maximum switching frequency for all of the LVDS outputs.

9. Worst-Case Power Test Pattern




CLKOUT is shown with CLKSEL at high-level.  
CLKIN polarity depends on CLKSEL input level.


10. SN65LVDS93A-Q1 Timing Definitions



11. Output Clock Jitter Test Set Up



12. Enable Time Waveforms



13. Disable Time Waveforms


## 8 Detailed Description

### 8.1 Overview

FlatLink™ is an LVDS SerDes data transmission system. The SN65LVDS93A-Q1 takes in three (or four) data words each containing seven single-ended data bits and converts this to an LVDS serial output. Each serial output runs at seven times that of the parallel data rate. The deserializer (receiver) device operates in the reverse manner. The three (or four) LVDS serial inputs are transformed back to the original seven-bit parallel single-ended data. FlatLink™ devices are available in 21:3 or 28:4 SerDes ratios.

- The 21-bit devices are designed for 6-bit RGB video for a total of 18 bits in addition to three extra bits for horizontal synchronization, vertical synchronization, and data enable.
- The 28-bit devices are intended for 8-bit RGB video applications. Again, the extra four bits are for horizontal synchronization, vertical synchronization, data enable, and the remaining is the reserved bit. These 28-bit devices can also be used in 6-bit and 4-bit RGB applications as shown in the subsequent system diagrams.

### 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 TTL Input Data

The data inputs to the transmitter come from the graphics processor and consist of up to 24 bits of video information, a horizontal synchronization bit, a vertical synchronization bit, an enable bit, and a spare bit. The data can be loaded into the registers upon either the rising or falling edge of the input clock selectable by the CLKSEL pin. Data inputs are 1.8 V to 3.3 V tolerant for the SN65LVDS93A-Q1 and can connect directly to low-power, low-voltage application and graphic processors. The bit mapping is listed in [表 1](#).

**表 1. Pixel Bit Ordering**

	RED	GREEN	BLUE
LSB	R0	G0	B0
	R1	G1	B1
	R2	G2	B2
4-bit MSB	R3	G3	B3
	R4	G4	B4
6-bit MSB	R5	G5	B5
	R6	G6	B6
8-bit MSB	R7	G7	B7

### 8.3.2 LVDS Output Data

The pixel data assignment is listed in [表 2](#) for 24-bit, 18-bit, and 12-bit color hosts.

**表 2. Pixel Data Assignment**

SERIAL CHANNEL	DATA BITS	8-BIT			6-BIT	4-BIT	
		FORMAT-1	FORMAT-2	FORMAT-3		NON-LINEAR STEP SIZE	LINEAR STEP SIZE
Y0	D0	R0	R2	R2	R0	R2	VCC
	D1	R1	R3	R3	R1	R3	GND
	D2	R2	R4	R4	R2	R0	R0
	D3	R3	R5	R5	R3	R1	R1
	D4	R4	R6	R6	R4	R2	R2
	D6	R5	R7	R7	R5	R3	R3
	D7	G0	G2	G2	G0	G2	VCC
Y1	D8	G1	G3	G3	G1	G3	GND
	D9	G2	G4	G4	G2	G0	G0
	D12	G3	G5	G5	G3	G1	G1
	D13	G4	G6	G6	G4	G2	G2
	D14	G5	G7	G7	G5	G3	G3
	D15	B0	B2	B2	B0	B2	VCC
	D18	B1	B3	B3	B1	B3	GND
Y2	D19	B2	B4	B4	B2	B0	B0
	D20	B3	B5	B5	B3	B1	B1
	D21	B4	B6	B6	B4	B2	B2
	D22	B5	B7	B7	B5	B3	B3
	D24	HSYNC	HSYNC	HSYNC	HSYNC	HSYNC	HSYNC
	D25	VSYNC	VSYNC	VSYNC	VSYNC	VSYNC	VSYNC
	D26	ENABLE	ENABLE	ENABLE	ENABLE	ENABLE	ENABLE

**表 2. Pixel Data Assignment (continued)**

SERIAL CHANNEL	DATA BITS	8-BIT			6-BIT	4-BIT	
		FORMAT-1	FORMAT-2	FORMAT-3		NON-LINEAR STEP SIZE	LINEAR STEP SIZE
Y3	D27	R6	R0	GND	GND	GND	GND
	D5	R7	R1	GND	GND	GND	GND
	D10	G6	G0	GND	GND	GND	GND
	D11	G7	G1	GND	GND	GND	GND
	D16	B6	B0	GND	GND	GND	GND
	D17	B7	B1	GND	GND	GND	GND
	D23	RSVD	RSVD	GND	GND	GND	GND
CLKOUT	CLKIN	CLK	CLK	CLK	CLK	CLK	CLK

## 8.4 Device Functional Modes

### 8.4.1 Input Clock Edge

The transmission of data bits D0 through D27 occurs as each are loaded into registers upon the edge of the CLKIN signal, where the rising or falling edge of the clock may be selected via CLKSEL. The selection of a clock rising edge occurs by inputting a high level to CLKSEL, which is achieved by populating pull-up resistor to pull CLKSEL=high. Inputting a low level to select a clock falling edge is achieved by directly connecting CLKSEL to GND.

### 8.4.2 Low Power Mode

The SN65LVDS93A-Q1 can be put in low-power consumption mode by active-low input SHTDN#. Connecting pin SHTDN# to GND will inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low-level on this signal clears all internal registers to a low-level. Populate a pull-up to VCC on SHTDN# to enable the device for normal operation.



## 9 Application and Implementation


### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

This section describes the power up sequence, provides information on device connectivity to various GPU and LCD display panels, and offers a PCB routing example.

### 9.2 Typical Application



14. Schematic Example (SN65LVDS93A-Q1 Evaluation Board)

## Typical Application (continued)

### 9.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
VCC	3.3 V
VCCIO	1.8 V
CLKIN	Falling edge
SHTDN#	High
Format	18-bit GPU to 24-bit LCD

### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Power Up Sequence

The SN65LVDS93A-Q1 does not require a specific power up sequence.

It is permitted to power up IOVCC while VCC, VCCPLL, and VCCLVDS remain powered down and connected to GND. The input level of the SHTDN during this time does not matter as only the input stage is powered up while all other device blocks are still powered down.

It is also permitted to power up all 3.3V power domains while IOVCC is still powered down to GND. The device will not suffer damage. However, in this case, all the I/Os are detected as logic HIGH, regardless of their true input voltage level. Hence, connecting SHTDN to GND will still be interpreted as a logic HIGH; the LVDS output stage will turn on. The power consumption in this condition is significantly higher than standby mode, but still lower than normal mode.

The user experience can be impacted by the way a system powers up and powers down an LCD screen. The following sequence is recommended:

Power up sequence (SN65LVDS93A-Q1  $\overline{\text{SHTDN}}$  input initially low):


- A. Ramp up LCD power (maybe 0.5ms to 10ms) but keep backlight turned off.
- B. Wait for additional 0-200ms to ensure display noise won't occur.
- C. Enable video source output; start sending black video data.
- D. Toggle SN65LVDS93A-Q1 shutdown to  $\overline{\text{SHTDN}} = V_{IH}$ .
- E. Send >1ms of black video data; this allows the SN65LVDS93A-Q1 to be phase locked, and the display to show black data first.
- F. Start sending true image data.
- G. Enable backlight.

Power Down sequence (SN65LVDS93A-Q1  $\overline{\text{SHTDN}}$  input initially high):

- A. Disable LCD backlight; wait for the minimum time specified in the LCD data sheet for the backlight to go low.
- B. Video source output data switch from active video data to black image data (all visible pixel turn black); drive this for >2 frame times.
- C. Set SN65LVDS93A-Q1 input  $\overline{\text{SHTDN}} = \text{GND}$ ; wait for 250ns.
- D. Disable the video output of the video source.
- E. Remove power from the LCD panel for lowest system power.

#### 9.2.2.2 Signal Connectivity

While there is no formal industry standardized specification for the input interface of LVDS LCD panels, the industry has aligned over the years on a certain data format (bit order). [Figure 15](#) through [Figure 18](#) show how each signal should be connected from the graphic source through the SN65LVDS93A-Q1 input, output and LVDS LCD panel input. Detailed notes are provided with each figure.



Note A. **FORMAT:** The majority of 24-bit LCD display panels require the two most significant bits (2 MSB ) of each color to be transferred over the 4th serial data output Y3. A few 24-bit LCD display panels require the two LSBs of each color to be transmitted over the Y3 output. The system designer needs to verify which format is expected by checking the LCD display data sheet.

- Format 1: use with displays expecting the 2 MSB to be transmitted over the 4th data channel Y3. This is the dominate data format for LCD panels.
- Format 2: use with displays expecting the 2 LSB to be transmitted over the 4th data channel.

Note B. **Rpullup:** install only to use rising edge triggered clocking.


**Rpulldown:** install only to use falling edge triggered clocking.

- C1: decoupling cap for the VDDIO supply; install at least 1x0.01μF.
- C2: decoupling cap for the VDD supply; install at least 1x0.1μF and 1x0.01μF.
- C3: decoupling cap for the VDDPLL and VDDLVDSS supply; install at least 1x0.1μF and 1x0.01μF.

Note C. If RSVD is not driven to a valid logic level, then an external connection to GND is recommended.

Note D. RSVD must be driven to a valid logic level. All unused SN65LVDS93A-Q1 inputs must be tied to a valid logic level.

**15. 24-Bit Color Host to 24-Bit LCD Panel Application**




Note A. Leave output Y3 NC.

Note B. **Rpullup**: install only to use rising edge triggered clocking.

**Rpulldown**: install only to use falling edge triggered clocking.

- C1: decoupling cap for the VDDIO supply; install at least 1x0.01 $\mu$ F.
- C2: decoupling cap for the VDD supply; install at least 1x0.1 $\mu$ F and 1x0.01 $\mu$ F.
- C3: decoupling cap for the VDDPLL and VDDLVD supply; install at least 1x0.1 $\mu$ F and 1x0.01 $\mu$ F.

**16. 18-Bit Color Host to 18-Bit Color LCD Panel Display Application**



Note A. Leave output Y3 N.C.

Note B. **R3, G3, B3**: this MSB of each color also connects to the 5th bit of each color for increased dynamic range of the entire color space at the expense of none-linear step sizes between each step. For linear steps with less dynamic range, connect D1, D8, and D18 to GND.


**R2, G2, B2**: these outputs also connects to the LSB of each color for increased, dynamic range of the entire color space at the expense of none-linear step sizes between each step. For linear steps with less dynamic range, connect D0, D7, and D15 to VCC.

Note C. **Rpullup**: install only to use rising edge triggered clocking.

**Rpulldown**: install only to use falling edge triggered clocking.

- C1: decoupling cap for the VDDIO supply; install at least 1x0.01µF.
- C2: decoupling cap for the VDD supply; install at least 1x0.1µF and 1x0.01µF.
- C3: decoupling cap for the VDDPLL and VDDLVDSS supply; install at least 1x0.1µF and 1x0.01µF.

### 17. 12-Bit Color Host to 18-Bit Color LCD Panel Display Application



Note A. Leave output Y3 NC.

Note B. **R0, R1, G0, G1, B0, B1**: For improved image quality, the GPU should dither the 24-bit output pixel down to 18-bit per pixel.

Note C. **Rpullup**: install only to use rising edge triggered clocking.

**Rpulldown**: install only to use falling edge triggered clocking.

- C1: decoupling cap for the VDDIO supply; install at least 1x0.01µF.
- C2: decoupling cap for the VDD supply; install at least 1x0.1µF and 1x0.01µF.
- C3: decoupling cap for the VDDPLL and VDDLVD supply; install at least 1x0.1µF and 1x0.01µF.

✎ 18. 24-Bit Color Host to 18-Bit Color LCD Panel Display Application

### 9.2.2.3 PCB Routing

Figure 19 shows a possible breakout of the data input and output signals on two layers of a printed circuit board.




Figure 19. Printed Circuit Board Routing Example (See for the Schematic)

### 9.2.3 Application Curve




Figure 20. 18b GPU to 24b LCD

## 10 Power Supply Recommendations

Power supply PLL, IO, and LVDS pins must be uncoupled from each.

## 11 Layout

### 11.1 Layout Guidelines

#### 11.1.1 Board Stackup

There is no fundamental information about how many layers should be used and how the board stackup should look. Again, the easiest way to get good results is to use the design from the EVMs of Texas Instruments. The magazine *Elektronik Praxis* has published an article with an analysis of different board stackups. These are listed in [表 3](#). Generally, the use of microstrip traces needs at least two layers, whereas one of them must be a GND plane. Better is the use of a four-layer PCB, with a GND and a VCC plane and two signal layers. If the circuit is complex and signals must be routed as stripline, because of propagation delay and/or characteristic impedance, a six-layer stackup should be used.

**表 3. Possible Board Stackup on a Four-Layer PCB**

	MODEL 1	MODEL 2	MODEL 3	MODEL 4
Layer 1	SIG	SIG	SIG	GND
Layer 2	SIG	GND	GND	SIG
Layer 3	VCC	VCC	SIG	VCC
Layer 4	GND	SIG	VCC	SIG
Decoupling	Good	Good	Bad	Bad
EMC	Bad	Bad	Bad	Bad
Signal Integrity	Bad	Bad	Good	Bad
Self Disturbance	Satisfaction	Satisfaction	Satisfaction	High


#### 11.1.2 Power and Ground Planes

A complete ground plane in high-speed design is essential. Additionally, a complete power plane is recommended as well. In a complex system, several regulated voltages can be present. The best solution is for every voltage to have its own layer and its own ground plane. But this would result in a huge number of layers just for ground and supply voltages. What are the alternatives? Split the ground planes and the power planes? In a mixed-signal design, e.g., using data converters, the manufacturer often recommends splitting the analog ground and the digital ground to avoid noise coupling between the digital part and the sensitive analog part. Take care when using split ground planes because:


- Split ground planes act as slot antennas and radiate.
- A routed trace over a gap creates large loop areas, because the return current cannot flow beside the signal, and the signal can induce noise into the nonrelated reference plane ([图 21](#)).
- With a proper signal routing, crosstalk also can arise in the return current path due to discontinuities in the ground plane. Always take care of the return current ([图 22](#)).

For [图 22](#), do not route a signal referenced to digital ground over analog ground and vice versa. The return current cannot take the direct way along the signal trace and so a loop area occurs. Furthermore, the signal induces noise, due to crosstalk (dotted red line) into the analog ground plane.





⊗ 21. Loop Area and Crosstalk Due to Poor Signal Routing and Ground Splitting




⊗ 22. Crosstalk Induced by the Return Current Path

### 11.1.3 Traces, Vias, and Other PCB Components


A right angle in a trace can cause more radiation. The capacitance increases in the region of the corner, and the characteristic impedance changes. This impedance change causes reflections.

- Avoid right-angle bends in a trace and try to route them at least with two 45° corners. To minimize any impedance change, the best routing would be a round bend (see [⊗ 23](#)).
- Separate high-speed signals (e.g., clock signals) from low-speed signals and digital from analog signals; again, placement is important.
- To minimize crosstalk not only between two signals on one layer but also between adjacent layers, route them with 90° to each other.




 23. Poor and Good Right Angle Bends

## 11.2 Layout Example



 24. SN65LVDS93A-Q1 EVM Top Layer – TSSOP Package

Layout Example (continued)



25. SN65LVDS93A-Q1 EVM VCC Layer – TSSOP Package

## 12 デバイスおよびドキュメントのサポート

### 12.1 商標

OMAP, DaVinci, FlatLink, E2E are trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.2 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

### 12.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™オンライン・コミュニティ** *TIのE2E (Engineer-to-Engineer) コミュニティ*。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

**設計サポート** *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LVDS93AIDGGRQ1	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVDS93AQ	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS93AIDGGRQ1	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS93AIDGGRQ1	TSSOP	DGG	56	2000	367.0	367.0	45.0


# DGG0056A



## PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.




# EXAMPLE BOARD LAYOUT


DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:6X



SOLDER MASK DETAILS

4222167/A 07/2015

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:6X

4222167/A 07/2015

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションが適用される各種規格や、その他のあらゆる安全性、セキュリティ、またはその他の要件を満たしていることを確実にする責任を、お客様のみが単独で負うものとします。上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件 ([www.tij.co.jp/ja-jp/legal/termsofsale.html](http://www.tij.co.jp/ja-jp/legal/termsofsale.html))、または [ti.com](http://ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

Copyright © 2020, Texas Instruments Incorporated

日本語版 日本テキサス・インスツルメンツ株式会社