

Now









#### SN65MLVD206B

JAJSCW3A - DECEMBER 2016 - REVISED FEBRUARY 2020

# SN65MLVD206B IEC ESD 保護機能を備えたマルチポイント LVDS ライ ン・ドライバ / レシーバ (トランシーバ)

#### 特長 1

- マルチポイント・データ交換のための M-LVDS 規 格 TIA/EIA-899 に互換
- 低電圧の差動 30Ω~55Ω ライン・ドライバおよび レシーバにより最高 200Mbps までの信号速度<sup>(1)</sup> に対応、最高 100MHz のクロック周波数
  - Type-2 レシーバは、断線およびアイドル・バス条 件を検出するためのオフセット・スレッショルド付き
- バス I/O 保護 ٠
  - ±8kV HBM
  - +8kV IEC 61000-4-2 接触放電
- ドライバ出力電圧の遷移時間制御による信号品質 の向上
- -1V~3.4Vの同相電圧範囲により、2Vのグラン ド・ノイズでもデータ転送が可能
- ディセーブル時または V<sub>CC</sub> ≤ 1.5V 時にバス・ピン が高インピーダンス化
- 100Mbps デバイスも提供 (SN65MLVD204B)
- SN65MLVD206 の改良された代替品
- (1) ラインの信号速度は1秒間の電圧遷移回数で、bps (Bits Per Second)単位で表されます。
- アプリケーション 2
- 低消費電力、高速、短距離での TIA/EIA-485 の代 嶅
- バックプレーンまたはケーブルによるマルチポイ ント・データおよびクロック転送
- 携帯基地局
- 中央局向けスイッチ
- ネットワーク・スイッチおよびルータ

### 3 概要

SN65MLVD206B デバイスは、最高 200Mbps の信号速 度で動作するように最適化されたマルチポイント低電圧差 動信号方式 (M-LVDS) ライン・ドライバおよびレシーバで す。このデバイスは、標準の SOIC フットプリントに堅牢な 3.3Vドライバおよびレシーバを搭載しており、要求の厳し い産業用アプリケーション向きです。バスのピンはESD イベントに対して強化されており、人体モデルおよびIEC 接触放電仕様について高いレベルの保護を実現していま す。

本デバイスは、差動ドライバと差動レシーバを組み合わせ た製品 (トランシーバ) であり、3.3V の単一電源で動作し ます。このトランシーバは最高 200Mbps の信号速度で動 作するように最適化されています。

SN65MLVD206B は類似のデバイスよりも機能拡張され ています。改良部分として、ドライバ出力のスルー・レート 制御により無終端スタブからの反射を最小化し、シグナ ル・インテグリティ(信号品質)を強化する機能が挙げられま す。フットプリントの定義は同じであるため、簡単なドロップ イン交換によりシステム性能のアップグレードが可能です。 これらのデバイスは、-40℃~85℃での動作が規定されて います。

#### **刬品情報**<sup>(1)</sup>

	2010011111	
型番	パッケージ	本体サイズ(公称)
SN65MLVD206B	SOIC (8)	4.90mm×3.91mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。



概略回路図、 SN65MLVD206B



# 目次

1	特長	
2	アプ	リケーション 1
3	概要	· 1
4	改訂	履歴2
5	概要	〔(続き)3
6	Pin	Configuration and Functions 4
7	Spe	cifications5
	7.1	Absolute Maximum Ratings5
	7.2	ESD Ratings 5
	7.3	Recommended Operating Conditions 5
	7.4	Thermal Information 5
	7.5	Electrical Characteristics6
	7.6	Electrical Characteristics – Driver 6
	7.7	Electrical Characteristics – Receiver 7
	7.8	Electrical Characteristics – BUS Input and Output 7
	7.9	Switching Characteristics – Driver 8
	7.10	Switching Characteristics – Receiver
	7.11	Typical Characteristics 9
8	Para	ameter Measurement Information

# 4 改訂履歴

2016年12月発行のものから更新

•	すべてのテキスト、表、図から、SN65MLVD201B、SN65MLVD203B、SN65MLVD207B デバイスへの参照を削除	1
•	概略回路図からピン番号を削除	. 1
•	Deleted the D 14-Pin Package from the Pin Configuration and Functions	4
•	Removed from Thermal Information 14-pin D, 201B, 203B, and 207B	. 5
•	Removed I <sub>OZ</sub> , I <sub>O(OFF)</sub> , C <sub>Y</sub> , C <sub>Z</sub> , C <sub>YZ</sub> , and C <sub>Y/Z</sub> in Driver Electrical Characteristics	6
•	Removed Type-1 V <sub>IT+</sub> , V <sub>IT-</sub> , and V <sub>HYS</sub>	. 7
•	Removed C <sub>A</sub> , C <sub>B</sub> , C <sub>AB</sub> , and C <sub>A/B</sub> from Receiver Electrical Characteristics	7
•	In the Bus Input and Output electrical characteristics, changed C <sub>A</sub> and C <sub>B</sub> from 5pF to 12pF	7
•	In the Bus Input and Output electrical characteristics, changed CAB from 4pF to 7pF.	7
•	Changed the TYP value for t,,r,, and t,,f,, From: 2 ns To: 1.5 ns in the //Switching Characteristics - Driver// table	8
•	Removed all "Y" and "Z" labels from the Parameter Measurement Information images	9
•	Removed Type-1 Receiver Input Threshold Test Voltages table	. 9
•	Deleted "0.2 V Type 1" from Period Jitter in 🗵 13	16
•	Removed Type-1 receivers exhibit 25 mV from Detailed Description Overview	17
•	Removed pin numbers from Functional Block Diagram	17
•	Removed Table on Type-1 receiver	18
•	Changed A/Y or B/Z to A or B in the Driver Output image	19
•	Changed text From: "signal of 540 V" To: "signal of 540 mV" in the Driver Output Voltage	21

9	Deta	iled Description	17
	9.1	Overview	17
	9.2	Functional Block Diagrams	17
	9.3	Feature Description	17
	9.4	Device Functional Modes	18
10	Арр	lication and Implementation	20
	10.1	Application Information	20
	10.2	Typical Application	20
11	Pow	er Supply Recommendations	25
12	Layo	out	25
	12.1	Layout Guidelines	25
	12.2	Layout Example	29
13	デバ	イスおよびドキュメントのサポート	31
	13.1	ドキュメントのサポート	31
	13.2	ドキュメントの更新通知を受け取る方法	31
	13.3	サポート・リソース	31
	13.4	商標	31
	13.5	静電気放電に関する注意事項	31
	13.6	Glossary	31
14	メカニ	ニカル、パッケージ、および注文情報	31

#### Texas Instruments

Page

www.tij.co.jp



# 5 概要(続き)

SN65MLVD206B M-LVDS トランシーバは、TI の幅広い M-LVDS ポートフォリオの一部です。



# 6 Pin Configuration and Functions



#### **Pin Functions**

PIN		TYPE	DESCRIPTION	
NAME	NO.	TIPE	DESCRIPTION	
А	6	I/O	Differential I/O	
В	7	I/O	Differential I/O	
D	4	Input	Driver input	
DE	3	Input	Driver enable pin; High = Enable, Low = Disable	
GND	5	Power	Supply ground	
NC	—	NC	No internal connection	
R	1	Output	Receiver output	
RE	2	Input	Receiver enable pin; High = Disable, Low = Enable	
V <sub>CC</sub>	8	Power	Power supply, 3.3 V	



### 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage range, $V_{CC}^{(2)}$		-0.5	4	V
	D, DE, RE	-0.5	4	V
input voltage range	А, В	-1.8	4	V
	R	-0.3	4	V
Output voltage range	А, В	-1.8	4	V
Continuous power dissipation See the <i>Thermal Information</i> table				on table
Storage temperature, T <sub>stg</sub>	rage temperature, T <sub>stg</sub> –65 150 °C			

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

### 7.2 ESD Ratings

				VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge Contact Human Charge C101, a	Contact discharge, per IEC 61000-4-2	A, and B	±8000	V
			A, and B	±8000	V
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins	All pins except A and B	±4000	V
		Charged device model (CDM), per JEDEC specification JESD22- C101, all pins	All pins	±1500	V

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	3	3.3	3.6	V
V <sub>IH</sub>	High-level input voltage	2		$V_{CC}$	V
VIL	Low-level input voltage	0		0.8	V
	Voltage at any bus terminal $V_{A or} V_{B}$	-1.4		3.8	V
$ V_{ID} $	Magnitude of differential input voltage			$V_{CC}$	V
RL	Differential load resistance	30	50		Ω
1/t <sub>UI</sub>	Signaling rate			200	Mbps
T <sub>A</sub>	Operating free-air temperature in D package	-40		85	°C

#### 7.4 Thermal Information

		SN65MLVD206B	
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	UNIT
		8 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	112.2	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	56.7	
$R_{\theta JB}$	Junction-to-board thermal resistance	52.8	°C/W
ΨJT	Junction-to-top characterization parameter	10.3	
Ψјв	Junction-to-board characterization parameter	52.3	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

JAJSCW3A-DECEMBER 2016-REVISED FEBRUARY 2020

www.ti.com

#### 7.5 Electrical Characteristics

over recommended operating conditions (unless otherwise noted)<sup>(1)</sup>

	PARAME	TER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	Supply current	Driver only	$\overline{\text{RE}}$ and DE at V <sub>CC</sub> , R <sub>L</sub> = 50 $\Omega$ , All others open		13	22		
		Supply ourrest	Both disabled	$\overline{RE}$ at V <sub>CC</sub> , DE at 0 V, R <sub>L</sub> = No Load, All others open		1	4	<b>س</b> ۸
ICC		Both enabled	$\overline{\text{RE}}$ at 0 V, DE at V <sub>CC</sub> , R <sub>L</sub> = 50 $\Omega$ , All others open		16	24	ША	
		Receiver only	RE at 0 V, DE at 0 V, All others open		4	13		
P <sub>D</sub> Device power dissipation		sipation	$R_L = 50 $ Ω, Input to D is a 50-MHz 50% duty cycle square wave, DE = high, $\overline{RE} = low$ , $T_A = 85$ °C			100	mW	

(1) All typical values are at  $25^{\circ}$ C and with a 3.3-V supply voltage.

### 7.6 Electrical Characteristics – Driver

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup> MAX	UNIT
V <sub>AB</sub>	Differential output voltage magnitude (3)		480	650	mV
$\Delta  V_{AB} $	Change in differential output voltage magnitude between logic states	See 🛛 3	-50	50	mV
V <sub>OS(SS)</sub>	Steady-state common-mode output voltage		0.8	1.2	V
$\Delta V_{OS(SS)}$	Change in steady-state common-mode output voltage between logic states	See 🛛 4	-50	50	mV
V <sub>OS(PP)</sub>	Peak-to-peak common-mode output voltage			150	mV
V <sub>A(OC)</sub>	Maximum steady-state open-circuit output voltage		0	2.4	V
V <sub>B(OC)</sub>	Maximum steady-state open-circuit output voltage		0	2.4	V
V <sub>P(H)</sub>	Voltage overshoot, low-to-high level output	Soo 🖾 G		1.2 V <sub>SS</sub>	V
V <sub>P(L)</sub>	Voltage overshoot, high-to-low level output		-0.2 V <sub>SS</sub>		V
I <sub>IH</sub>	High-level input current (D, DE)	$V_{IH} = 2 V$ to $V_{CC}$	0	10	μA
IIL	Low-level input current (D, DE)	$V_{IL} = GND$ to 0.8 V	0	10	μA
I <sub>OS</sub>	Differential short-circuit output current magnitude	See 🛛 5		24	mA

(1) The algebraic convention in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

(2) All typical values are at 25°C and with a 3.3-V supply voltage.

(3) Measurement equipment accuracy is 10 mV at -40°C

#### 7.7 Electrical Characteristics – Receiver

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup> MAX	UNIT
V <sub>IT+</sub>	Positive-going differential input voltage threshold <sup>(2)</sup>	Type 2			150	mV
V <sub>IT-</sub>	Negative-going differential input voltage threshold <sup>(2)</sup>	Type 2	See 図 10 and 表 1	50		mV
V <sub>HYS</sub>	Differential input voltage hysteresis, $(V_{IT+} - V_{IT-})$	Type 2			0	mV
V <sub>OH</sub>	High-level output voltage (R)		$I_{OH} = -8 \text{ mA}$	2.4		V
V <sub>OL</sub>	Low-level output voltage (R)		I <sub>OL</sub> = 8 mA		0.4	V
IIH	High-level input current (RE)		$V_{IH} = 2 V$ to $V_{CC}$	-10	0	μA
IIL	Low-level input current (RE)		$V_{IL} = GND$ to 0.8 V	-10	0	μA
I <sub>OZ</sub>	High-impedance output current (R)		$V_0 = 0 V \text{ or } 3.6 V$	-10	15	μA

(1) All typical values are at 25°C and with a 3.3-V supply voltage. (2) Measurement equipment accuracy is 10 mV at -40°C

### 7.8 Electrical Characteristics – BUS Input and Output

over recommended operating conditions unless otherwise noted

	PARAMETER		MIN	TYP <sup>(1)</sup> MAX	UNIT		
	N		V, V <sub>B</sub> = 1.2 V,			32	
I <sub>A</sub>	Receiver or transceiver with driver disabled	$V_A = 0 V \text{ or } 2.4 V,$	V <sub>B</sub> = 1.2 V		-20	20	μΑ
		$V_{A} = -1.4 V,$	V <sub>B</sub> = 1.2 V		-32	(	
		V <sub>B</sub> = 3.8 V,	V <sub>A</sub> = 1.2 V		0	32	
I <sub>B</sub>	Receiver or transceiver with driver disabled	$V_{B} = 0 V \text{ or } 2.4 V,$	V <sub>A</sub> = 1.2 V		-20	20	μA
		V <sub>B</sub> = -1.4 V,	V <sub>A</sub> = 1.2 V		-32	(	
I <sub>AB</sub>	Receiver or transceiver with driver disabled differential input current $(I_A - I_B)$	$V_A = V_{B,}$	$1.4 \le V_A \le 3.8$	$1.4 \le V_A \le 3.8 \text{ V}$		2	μA
		V <sub>A</sub> = 3.8 V,	V <sub>B</sub> = 1.2 V,	$0~\text{V} \leq \text{V}_{\text{CC}} \leq 1.5~\text{V}$	0	32	
I <sub>A(OFF)</sub>	Receiver or transceiver power-off input current	$V_A = 0 V \text{ or } 2.4 V,$	V <sub>B</sub> = 1.2 V,	$0 \text{ V} \leq \text{V}_{\text{CC}} \leq 1.5 \text{ V}$	-20	20	μA
		V <sub>A</sub> = -1.4 V,	V <sub>B</sub> = 1.2 V,	$0 \text{ V} \leq \text{V}_{\text{CC}} \leq 1.5 \text{ V}$	-32	(	
	Receiver or transceiver power-off input current	V <sub>B</sub> = 3.8 V,	V <sub>A</sub> = 1.2 V,	$0 \text{ V} \leq \text{V}_{\text{CC}} \leq 1.5 \text{ V}$	0	32	
I <sub>B(OFF)</sub>		$V_{B} = 0 V \text{ or } 2.4 V,$	V <sub>A</sub> = 1.2 V,	$0 \text{ V} \leq \text{V}_{\text{CC}} \leq 1.5 \text{ V}$	-20	20	μA
		$V_{B} = -1.4 V,$	V <sub>A</sub> = 1.2 V,	$0~\text{V} \leq \text{V}_{\text{CC}} \leq 1.5~\text{V}$	-32	(	
I <sub>AB(OFF)</sub>	Receiver input or transceiver power-off differential input current $(I_A - I_B)$	$V_A = V_B, 0 V \le V_{CC} \le$	-4	2	μA		
C <sub>A</sub>	Transceiver with driver disabled input capacitance	$V_A = 0.4 \sin (30E6\pi t) + 0.5 V^{(2)}, V_B = 1.2 V$				12	pF
C <sub>B</sub>	Transceiver with driver disabled input capacitance	$V_B = 0.4 \sin (30E6\pi t) + 0.5 V^{(2)}, V_A = 1.2 V$				12	pF
C <sub>AB</sub>	Transceiver with driver disabled differential input capacitance	V <sub>AB</sub> = 0.4 sin (30E6πt)V <sup>(2)</sup>				7	pF
C <sub>A/B</sub>	Transceiver with driver disabled input capacitance balance, $(C_A/C_B)$				0.99	1.01	pF

(1) All typical values are at 25°C and with a 3.3-V supply voltage.

(2) HP4194A impedance analyzer (or equivalent)

JAJSCW3A - DECEMBER 2016 - REVISED FEBRUARY 2020

#### XAS STRUMENTS

www.tij.co.jp

#### 7.9 Switching Characteristics – Driver

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>pLH</sub>	Propagation delay time, low-to-high-level output		2	2.5	3.5	ns
t <sub>pHL</sub>	Propagation delay time, high-to-low-level output		2	2.5	3.5	ns
t <sub>r</sub>	Differential output signal rise time	See 🛛 6		1.5		ns
t <sub>f</sub>	Differential output signal fall time			1.5		ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>pHL</sub> – t <sub>pLH</sub>  )			30	150	ps
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(2)</sup>				0.9	ns
t <sub>jit(per)</sub>	Period jitter, rms (1 standard deviation) <sup>(3)</sup>	100-MHz clock input <sup>(4)</sup>		1	2	ps
t <sub>jit(pp)</sub>	Peak-to-peak jitter <sup>(3)(5)</sup>	200 Mbps 2 <sup>15</sup> –1 PRBS input <sup>(6)</sup>		160	210	ps
t <sub>PHZ</sub>	Disable time, high-level-to-high-impedance output			4	7	ns
t <sub>PLZ</sub>	Disable time, low-level-to-high-impedance output			4	7	ns
t <sub>PZH</sub>	Enable time, high-impedance-to-high-level output			4	7	ns
t <sub>PZL</sub>	Enable time, high-impedance-to-low-level output			4	7	ns

(1) All typical values are at 25°C and with a 3.3-V supply voltage.

Part-to-part skew is defined as the difference in propagation delays between two devices that operate at the same V/T conditions. (2)

(3) Jitter is ensured by design and characterization. Stimulus jitter has been subtracted from the numbers.

 $t_r = t_f = 0.5$  ns (10% to 90%), measured over 30K samples. (4)

(5) Peak-to-peak jitter includes jitter due to pulse skew  $(t_{sk(p)})$ .

(6)  $t_r = t_f = 0.5$  ns (10% to 90%), measured over 100K samples.

### 7.10 Switching Characteristics – Receiver

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output			2	6	10	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output			2	6	10	ns
t <sub>r</sub>	Output signal rise time		$C_L = 15 \text{ pr}, \text{ See } \square 11$			2.3	ns
t <sub>f</sub>	Output signal fall time					2.3	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>pHL</sub> - t <sub>pLH</sub>  )	Type 2	C <sub>L</sub> = 15 pF, See ⊠ 11		400	750	ps
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(2)</sup>	o-part skew <sup>(2)</sup>				1	ns
t <sub>jit(per)</sub>	Period jitter, rms (1 standard deviation) <sup>(3)</sup>		100-MHz clock input <sup>(4)</sup>		1		ps
t <sub>jit(pp)</sub>	Peak-to-peak jitter <sup>(3)(5)</sup>	Type 2	200 Mbps 2 <sup>15</sup> –1 PRBS input <sup>(6)</sup>		35	650	ps
t <sub>PHZ</sub>	Disable time, high-level-to-high-impedance output				6	10	ns
t <sub>PLZ</sub>	Disable time, low-level-to-high-impedance output				6	10	ns
t <sub>PZH</sub>	Enable time, high-impedance-to-high-level output			10	15	ns	
t <sub>PZL</sub>	Enable time, high-impedance-to-low-level output			10	15	ns	

All typical values are at 25°C and with a 3.3-V supply voltage. (1)

Part-to-part skew is defined as the difference in propagation delays between two devices that operate at the same V/T conditions. (2)

(3) Jitter is ensured by design and characterization. Stimulus jitter has been subtracted from the numbers.

 $V_{ID}$  = 400 m $V_{pp}$ ,  $V_{cm}$  = 1 V,  $t_r$  =  $t_f$  = 0.5 ns (10% to 90%), measured over 30K samples. (4)

(5)

Peak-to-peak jitter includes jitter due to pulse skew ( $t_{sk(p)}$ ) V<sub>ID</sub> = 400 mV<sub>pp</sub>, V<sub>cm</sub> = 1 V, t<sub>r</sub> = t<sub>f</sub> = 0.5 ns (10% to 90%), measured over 100K samples. (6)



#### 7.11 Typical Characteristics



 $T_A = 25^{\circ}C$ I. Differential Output Voltage vs Supply Voltage

### 8 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

2. Driver Voltage and Current Definitions



Copyright © 2016, Texas Instruments Incorporated

- A. All resistors are 1% tolerance.
  - 図 3. Differential Output Voltage Test Circuit

TEXAS INSTRUMENTS

www.tij.co.jp

#### Parameter Measurement Information (continued)



- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse frequency = 1 MHz, duty cycle =  $50 \pm 5\%$ .
- B. C1, C2 and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 and R2 are metal film, surface mount, ±1%, and located within 2 cm of the D.U.T.
- D. The measurement of V<sub>OS(PP)</sub> is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

#### **2** 4. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



図 5. Driver Short-Circuit Test Circuit



#### **Parameter Measurement Information (continued)**



Copyright © 2016, Texas Instruments Incorporated

- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, frequency = 1 MHz, duty cycle =  $50 \pm 5\%$ .
- B. C1, C2, and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 is a metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
- D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

#### 图 6. Driver Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal







- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_i \le 1$  ns, frequency = 1 MHz, duty cycle =  $50 \pm 5\%$ .
- B. C1, C2, C3, and C4 includes instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 and R2 are metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
- D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

#### 図 7. Driver Enable and Disable Time Circuit and Definitions



Copyright © 2016, Texas Instruments Incorporated

**図 8. Maximum Steady State Output Voltage** 



#### Parameter Measurement Information (continued)



- A. All input pulses are supplied by an Agilent 81250 Stimulus System.
- B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software
- C. Period jitter is measured using a 100 MHz 50 ±1% duty cycle clock input.
- D. Peak-to-peak jitter is measured using a 200 Mbps 2<sup>15</sup>–1 PRBS input.

#### 図 9. Driver Jitter Measurement Waveforms



#### 図 10. Receiver Voltage and Current Definitions

表 1. Type-2 Receiver Input Th	hreshold Test Voltages
-------------------------------	------------------------

APPLIED V	OLTAGES	RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE			
VIA	V <sub>IB</sub>	V <sub>ID</sub>	V <sub>IC</sub>	OUTPUT (7		
2.400	0.000	2.400	1.200	Н		
0.000	2.400	-2.400	1.200	L		
3.475	3.325	0.150	3.4	Н		
3.425	3.375	0.050	3.4	L		
-0.925	-1.075	0.150	-1	Н		
-0.975	-1.025	0.050	-1	L		

(1) H= high level, L = low level, output state assumes receiver is enabled ( $\overline{RE} = L$ )





- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, frequency = 1 MHz, duty cycle = 50 ± 5%. C<sub>L</sub> is a combination of a 20%-tolerance, low-loss ceramic, surface-mount capacitor and fixture capacitance within 2 cm of the D.U.T.
- B. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

図 11. Receiver Timing Test Circuit and Waveforms



#### R<sub>L</sub> 499 Ω В 1.2 V R <u>م</u> $C_{L}$ V<sub>TEST</sub> Vo Inputs RE 15 pF 1 ф V<sub>TEST</sub> $V_{CC}$ 1 V А V<sub>CC</sub> RE $V_{CC}/2$ 0 V t<sub>pLZ</sub> t<sub>pZL</sub> $V_{\text{CC}}$ $V_{CC}/2$ Output R V<sub>OL</sub> +0.5 V VOL $\mathsf{V}_{\mathsf{TEST}}$ 0 V 1.4 V А $V_{\text{CC}}$ RE $V_{CC}/2$ 0 V – t<sub>pHZ</sub> t<sub>pZH</sub> V<sub>OH</sub> V<sub>OH</sub> -0.5 V $V_{O}$ $V_{CC}/2$ 0 V

- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, frequency = 1 MHz, duty cycle =  $50 \pm 5\%$ .
- B.  $R_L$  is 1% tolerance, metal film, surface mount, and located within 2 cm of the D.U.T.
- C.  $C_L$  is the instrumentation and fixture capacitance within 2 cm of the DUT and ±20%.

#### 12. Receiver Enable and Disable Time Test Circuit and Waveforms





- A. All input pulses are supplied by an Agilent 8304A Stimulus System.
- B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software
- C. Period jitter is measured using a 10 MHz 50  $\pm 1\%$  duty cycle clock input.
- D. Peak-to-peak jitter is measured using a 200 Mbps 2<sup>15</sup>-1 PRBS input.

#### 図 13. Receiver Jitter Measurement Waveforms



### 9 Detailed Description

#### 9.1 Overview

The SN65MLVD206B is a multipoint-low-voltage differential (M-LVDS) line driver and receiver, which is optimized to operate at signaling rates up to 200 Mbps. the device complies with the multipoint low-voltage differential signaling (M-LVDS) standard TIA/EIA-899. These circuit is similar to the TIA/EIA-644 standard compliant LVDS counterpart, with added features to address multipoint applications. The driver output has been designed to support multipoint buses presenting loads as low as 30  $\Omega$ , and incorporates controlled transition times to allow for stubs off of the backbone transmission line.

The SN65MLVD206B has a Type-2 receiver that detects the bus state with as little as 50 mV of differential input voltage over a common-mode voltage range of -1 V to 3.4 V. Type-2 receivers include an offset threshold to provide a known output state under open-circuit, idle-bus, and other fault conditions. Type-2 receivers include an offset threshold to provide a known output state under open-circuit, idle-bus, and other fault conditions.

#### 9.2 Functional Block Diagrams



図 14. SN65MLVD206B Block Diagram

#### 9.3 Feature Description

#### 9.3.1 Power-On-Reset

The SN65MLVD206B operates and meets all the specified performance requirements for supply voltages in the range of 3 V to 3.6 V. When the supply voltage drops below 1.5 V (or is turning on and has not yet reached 1.5 V), power-on reset circuitry set the driver output to a high-impedance state.

#### 9.3.2 ESD Protection

The bus terminals of the SN65MLVD206B possess on-chip ESD protection against  $\pm$ 8-kV human body model (HBM) and  $\pm$ 8-kV IEC61000-4-2 contact discharge. The IEC-ESD test is far more severe than the HBM-ESD test. The 50% higher charge capacitance, CS, and 78% lower discharge resistance, R<sub>D</sub> of the IEC model produce significantly higher discharge currents than the HBM-model.

As stated in the IEC 61000-4-2 standard, contact discharge is the preferred test method; although IEC air-gap testing is less repeatable than contact testing, air discharge protection levels are inferred from the contact discharge test results.



#### Feature Description (continued)



#### 2 15. HBM and IEC-ESD Models and Currents in Comparison (HBM Values in Parenthesis)

#### 9.4 Device Functional Modes

#### 9.4.1 Operation with V<sub>CC</sub> < 1.5 V

Bus pins are high impedance under this condition.

#### 9.4.2 Operations with 1.5 V $\leq$ V<sub>CC</sub> < 3 V

Operation with supply voltages in the range of 1.5 V  $\leq$  V<sub>CC</sub> < 3 V is undefined and no specific device performance is guaranteed in this range.

#### 9.4.3 Operation with 3 V $\leq$ V<sub>CC</sub> < 3.6 V

Operation with the supply voltages greater than or equal to 3 V and less than or equal to 3.6 V is normal operation.

#### 9.4.4 Device Function Tables

INPUTS	OUTPUT	
$V_{ID} = V_A - V_B$	RE	R
V <sub>ID</sub> ≥ 50 mV	L	Н
50 mV < V <sub>ID</sub> < 50 mV	L	?
V <sub>ID</sub> ≤ -50 mV	L	L
Х	Н	Z
Х	Open	Z

#### 表 2. Type-2 Receiver<sup>(1)</sup>

(1) H = high level, L = low level, Z = high impedance, X = Don't care, ? - indeterminate

INPUTS	ENABLE	OUTPUTS							
D	DE	Α	В						
L	Н	L	Н						
Н	Н	Н	L						
Open	Н	L	Н						
Х	Open	Z	Z						
Х	L	Z	Z						

表 3. Driver<sup>(1)</sup>

(1) H = high level, L = low level, Z = high impedance, X = Don't care, ? - indeterminate



#### 9.4.5 Equivalent Input and Output Schematic Diagrams



Copyright © 2016, Texas Instruments Incorporated



#### **10** Application and Implementation

#### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### **10.1** Application Information

The SN65MLVD206B is a multipoint line driver and receiver. The functionality of the device is simple, yet extremely flexible, leading to their use in designs ranging from wireless base stations to desktop computers.

#### **10.2 Typical Application**

#### **10.2.1 Multipoint Communications**

In a multipoint configuration many transmitters and many receivers can be interconnected on a single transmission line. The key difference compared to multi-drop is the presence of two or more drivers. Such a situation creates contention issues that need not be addressed with point-to-point or multidrop systems. Multipoint operation allows for bidirectional, half-duplex communication over a single balanced media pair. To support the location of the various drivers throughout the transmission line, double termination of the transmission line is now necessary.

The major challenge that system designers encounter are the impedance discontinuities that device loading and device connections (stubs) introduce on the common bus. Matching the impedance of the loaded bus and using signal drivers with controlled signal edges are the keys to error-free signal transmissions in multipoint topologies.



図 16. Multipoint Configuration

#### 10.2.2 Design Requirements

For this design example, use the parameters listed in  $\frac{1}{5}$  4.

表 4. Design Parameters

PARAMETERS	VALUES
Driver supply voltage	3 to 3.6 V
Driver input voltage	0.8 to 3.3 V
Driver signaling rate	DC to 200 Mbps
Interconnect characteristic impedance	100 Ω
Termination resistance (differential)	100 Ω
Number of receiver nodes	2 to 32
Receiver supply voltage	3 to 3.6 V
Receiver input voltage	0 to (V <sub>CC</sub> $-$ 0.8) V
Receiver signaling rate	DC to 200 Mbps
Ground shift between driver and receiver	±1 V



#### 10.2.3 Detailed Design Procedure

#### 10.2.3.1 Supply Voltage

The SN65MLVD206B is operated from a single supply. The device can support operations with a supply as low as 3 V and as high as 3.6 V.

#### 10.2.3.2 Supply Bypass Capacitance

Bypass capacitors play a key role in power distribution circuitry. At low frequencies, power supply offers very lowimpedance paths between its terminals. However, as higher frequency currents propagate through power traces, the source is often incapable of maintaining a low-impedance path to ground. Bypass capacitors are used to address this shortcoming. Usually, large bypass capacitors (10  $\mu$ F to 1000  $\mu$ F) at the board level do a good job up into the kHz range. Due to their size and length of their leads, large capacitors tend to have large inductance values at the switching frequencies. To solve this problem, smaller capacitors (in the nF to  $\mu$ F range) must be installed locally next to the integrated circuit.

Multilayer ceramic chip or surface-mount capacitors (size 0603 or 0805) minimize lead inductances of bypass capacitors in high-speed environments, because their lead inductance is about 1 nH. For comparison purposes, a typical capacitor with leads has a lead inductance around 5 nH.

The value of the bypass capacitors used locally with M-LVDS chips can be determined by  $\pm$  1 and  $\pm$  2, according to *High Speed Digital Design – A Handbook of Black Magic* by Howard Johnson and Martin Graham (1993). A conservative rise time of 4 ns and a worst-case change in supply current of 100 mA covers the whole range of M-LVDS devices offered by Texas Instruments. In this example, the maximum power supply noise tolerated is 100 mV; however, this figure varies depending on the noise budget available for the design.

$$C_{chip} = \left(\frac{\Delta I_{Maximum Step Change Supply Current}}{\Delta V_{Maximum Power Supply Noise}}\right) \times T_{Rise Time}$$

$$C_{MLVDS} = \left(\frac{100 \text{ mA}}{100 \text{ mV}}\right) \times 4 \text{ ns} = 0.004 \text{ }\mu\text{F}$$
(2)

 $\boxtimes$  17 shows a configuration that lowers lead inductance and covers intermediate frequencies between the boardlevel capacitor (>10 µF) and the value of capacitance found above (0.004 µF). Place the smallest value of capacitance as close as possible to the chip.



図 17. Recommended M-LVDS Bypass Capacitor Layout

#### 10.2.3.3 Driver Input Voltage

The input stage accepts LVTTL signals. The driver operates with a decision threshold of approximately 1.4 V.

#### 10.2.3.4 Driver Output Voltage

The driver outputs a steady state common mode voltage of 1 V with a differential signal of 540 mV under nominal conditions.

#### SN65MLVD206B

JAJSCW3A-DECEMBER 2016-REVISED FEBRUARY 2020



www.tij.co.jp

#### 10.2.3.5 Termination Resistors

As shown earlier, an M-LVDS communication channel employs a current source driving a transmission line which is terminated with two resistive loads. These loads serve to convert the transmitted current into a voltage at the receiver input. To ensure good signal integrity, the termination resistors should be matched to the characteristic impedance of the transmission line. The designer should ensure that the termination resistors are within 10% of the nominal media characteristic impedance. If the transmission line is targeted for  $100-\Omega$  impedance, the termination resistors should be between 90  $\Omega$  and 110  $\Omega$ . The line termination resistors are typically placed at the ends of the transmission line.

#### 10.2.3.6 Receiver Input Signal

The M-LVDS receivers herein comply with the M-LVDS standard and correctly determine the bus state. These devices have Type-1 and Type-2 receivers that detect the bus state with as little as 50 mV of differential voltage over the common mode range of -1 V to 3.4 V.

#### 10.2.3.7 Receiver Input Threshold (Failsafe)

The MLVDS standard defines a Type-1 and Type-2 receiver. Type-1 receivers have their differential input voltage thresholds near zero volts. Type-2 receivers have their differential input voltage thresholds offset from 0 V to detect the absence of a voltage difference. The impact to receiver output by the offset input can be seen in  $\frac{1}{8}$  5 and  $\boxed{2}$  18.



#### 表 5. Receiver Input Voltage Threshold Requirements



#### 10.2.3.8 Receiver Output Signal

Receiver outputs comply with LVTTL output voltage standards when the supply voltage is within the range of 3 V to 3.6 V.

#### 10.2.3.9 Interconnecting Media

The physical communication channel between the driver and the receiver may be any balanced paired metal conductors meeting the requirements of the M-LVDS standard, the key points which will be included here. This media may be a twisted pair, twinax, flat ribbon cable, or PCB traces.

The nominal characteristic impedance of the interconnect should be between 100  $\Omega$  and 120  $\Omega$  with variation no more than 10% (90  $\Omega$  to 132  $\Omega$ ).



#### 10.2.3.10 PCB Transmission Lines

As per SNLA187, 🛛 19 depicts several transmission line structures commonly used in printed-circuit boards (PCBs). Each structure consists of a signal line and a return path with uniform cross-section along its length. A microstrip is a signal trace on the top (or bottom) layer, separated by a dielectric layer from its return path in a ground or power plane. A stripline is a signal trace in the inner layer, with a dielectric layer in between a ground plane above and below the signal trace. The dimensions of the structure along with the dielectric material properties determine the characteristic impedance of the transmission line (also called controlled-impedance transmission line).

When two signal lines are placed close by, they form a pair of coupled transmission lines.  $\boxtimes$  19 shows examples of edge-coupled microstrips, and edge-coupled or broad-side-coupled striplines. When excited by differential signals, the coupled transmission line is referred to as a differential pair. The characteristic impedance of each line is called odd-mode impedance. The sum of the odd-mode impedances of each line is the differential pair. In addition to the trace dimensions and dielectric material properties, the spacing between the two traces determines the mutual coupling and impacts the differential impedance. When the two lines are immediately adjacent; for example, if S is less than 2 × W, the differential pair is called a tightly-coupled differential pair. To maintain constant differential impedance along the length, it is important to keep the trace width and spacing uniform along the length, as well as maintain good symmetry between the two lines.



図 19. Controlled-Impedance Transmission Lines

SN65MLVD206B

JAJSCW3A – DECEMBER 2016–REVISED FEBRUARY 2020

#### SN65MLVD206B

JAJSCW3A - DECEMBER 2016-REVISED FEBRUARY 2020



www.tij.co.jp

#### 10.2.4 Application Curves









#### 11 Power Supply Recommendations

The M-LVDS driver and receivers in this data sheet are designed to operate from a single power supply. Both drivers and receivers operate with supply voltages in the range of 3 V to 3.6 V. In a typical application, a driver and a receiver may be on separate boards, or even separate equipment. In these cases, separate supplies would be used at each location. The expected ground potential difference between the driver power supply and the receiver power supply would be less than  $\pm 1$  V. Board level and local device level bypass capacitance should be used and are covered Supply Bypass Capacitance.

### 12 Layout

#### 12.1 Layout Guidelines

#### 12.1.1 Microstrip vs. Stripline Topologies

As per SLLD009, printed-circuit boards usually offer designers two transmission line options: Microstrip and stripline. Microstrips are traces on the outer layer of a PCB, as shown in 🛛 22.



図 22. Microstrip Topology

On the other hand, striplines are traces between two ground planes. Striplines are less prone to emissions and susceptibility problems because the reference planes effectively shield the embedded traces. However, from the standpoint of high-speed transmission, juxtaposing two planes creates additional capacitance. TI recommends routing M-LVDS signals on microstrip transmission lines if possible. The PCB traces allow designers to specify the necessary tolerances for  $Z_O$  based on the overall noise budget and reflection allowances. Footnotes  $1^{(1)}$ ,  $2^{(2)}$ , and  $3^{(3)}$  provide formulas for  $Z_O$  and  $t_{PD}$  for differential and single-ended traces. (1) (2) (3)



図 23. Stripline Topology

- (1) Howard Johnson & Martin Graham.1993. High Speed Digital Design A Handbook of Black Magic. Prentice Hall PRT. ISBN number 013395724.
- Mark I. Montrose. 1996. Printed Circuit Board Design Techniques for EMC Compliance. IEEE Press. ISBN number 0780311310.
   Clyde F. Coombs, Jr. Ed, Printed Circuits Handbook, McGraw Hill, ISBN number 0070127549.



#### Layout Guidelines (continued)

#### 12.1.2 Dielectric Type and Board Construction

The speeds at which signals travel across the board dictates the choice of dielectric. FR-4, or equivalent, usually provides adequate performance for use with M-LVDS signals. If rise or fall times of TTL/CMOS signals are less than 500 ps, empirical results indicate that a material with a dielectric constant near 3.4, such as Rogers<sup>™</sup> 4350 or Nelco N4000-13 is better suited. Once the designer chooses the dielectric, there are several parameters pertaining to the board construction that can affect performance. The following set of guidelines were developed experimentally through several designs involving M-LVDS devices:

- Copper weight: 15 g or 1/2 oz start, plated to 30 g or 1 oz
- All exposed circuitry should be solder-plated (60/40) to 7.62 μm or 0.0003 in (minimum).
- Copper plating should be 25.4 μm or 0.001 in (minimum) in plated-through-holes.
- · Solder mask over bare copper with solder hot-air leveling

#### 12.1.3 Recommended Stack Layout

Following the choice of dielectrics and design specifications, you must decide how many levels to use in the stack. To reduce the TTL/CMOS to M-LVDS crosstalk, it is a good practice to have at least two separate signal planes as shown in 🛛 24.



図 24. Four-Layer PCB Board

注

The separation between layers 2 and 3 should be 127  $\mu$ m (0.005 in). By keeping the power and ground planes tightly coupled, the increased capacitance acts as a bypass for transients.

One of the most common stack configurations is the six-layer board, as shown in  $\boxtimes$  25.

Layer 1: Routed Plane (MLVDS Signals)
Layer 2: Ground Plane
Layer 3: Power Plane
Layer 4: Ground Plane
Layer 5: Ground Plane
Layer 4: Routed Plane (TTL Signals)

図 25. Six-Layer PCB Board

In this particular configuration, it is possible to isolate each signal layer from the power plane by at least one ground plane. The result is improved signal integrity; however, fabrication is more expensive. Using the 6-layer board is preferable, because it offers the layout designer more flexibility in varying the distance between signal layers and referenced planes, in addition to ensuring reference to a ground plane for signal layers 1 and 6.



#### Layout Guidelines (continued)

#### 12.1.4 Separation Between Traces

The separation between traces depends on several factors; however, the amount of coupling that can be tolerated usually dictates the actual separation. Low noise coupling requires close coupling between the differential pair of an M-LVDS link to benefit from the electromagnetic field cancellation. The traces should be 100- $\Omega$  differential and thus coupled in the manner that best fits this requirement. In addition, differential pairs should have the same electrical length to ensure that they are balanced, thus minimizing problems with skew and signal reflection.

In the case of two adjacent single-ended traces, one should use the 3-W rule, which stipulates that the distance between two traces must be greater than two times the width of a single trace, or three times its width measured from trace center to trace center. This increased separation effectively reduces the potential for crosstalk. The same rule should be applied to the separation between adjacent M-LVDS differential pairs, whether the traces are edge-coupled or broad-side-coupled.



図 26. 3-W Rule for Single-Ended and Differential Traces (Top View)

You should exercise caution when using autorouters, because they do not always account for all factors affecting crosstalk and signal reflection. For instance, it is best to avoid sharp 90° turns to prevent discontinuities in the signal path. Using successive 45° turns tends to minimize reflections.

#### 12.1.5 Crosstalk and Ground Bounce Minimization

To reduce crosstalk, it is important to provide a return path to high-frequency currents that is as close as possible to its originating trace. A ground plane usually achieves this. Because the returning currents always choose the path of lowest inductance, they are most likely to return directly under the original trace, thus minimizing crosstalk. Lowering the area of the current loop lowers the potential for crosstalk. Traces kept as short as possible with an uninterrupted ground plane running beneath them emit the minimum amount of electromagnetic field strength. Discontinuities in the ground plane increase the return path inductance and should be avoided.

#### 12.1.6 Decoupling

Each power or ground lead of a high-speed device should be connected to the PCB through a low inductance path. For best results, one or more vias are used to connect a power or ground pin to the nearby plane. Ideally, via placement is immediately adjacent to the pin to avoid adding trace inductance. Placing a power plane closer to the top of the board reduces the effective via length and its associated inductance.



#### Layout Guidelines (continued)



Typical 12-Layer PCB

#### 図 27. Low Inductance, High-Capacitance Power Connection

Bypass capacitors should be placed close to  $V_{DD}$  pins. They can be placed conveniently near the corners or underneath the package to minimize the loop area. This extends the useful frequency range of the added capacitance. Small-physical-size capacitors, such as 0402, 0201, or X7R surface-mount capacitors should be used to minimize body inductance of capacitors. Each bypass capacitor is connected to the power and ground plane through vias tangent to the pads of the capacitor as shown in 🛛 28(a).

An X7R surface-mount capacitor of size 0402 has about 0.5 nH of body inductance. At frequencies above 30 MHz or so, X7R capacitors behave as low-impedance inductors. To extend the operating frequency range to a few hundred MHz, an array of different capacitor values like 100 pF, 1 nF, 0.03 μF, and 0.1 μF are commonly used in parallel. The most effective bypass capacitor can be built using sandwiched layers of power and ground at a separation of 2 to 3 mils. With a 2-mil FR4 dielectric, there is approximately 500 pF per square inch of PCB. Many high-speed devices provide a low-inductance GND connection on the backside of the package. This center pad must be connected to a ground plane through an array of vias. The via array reduces the effective inductance to ground and enhances the thermal performance of the small Surface Mount Technology (SMT) package. Placing vias around the perimeter of the pad connection ensures proper heat spreading and the lowest possible die temperature. Placing high-performance devices on opposing sides of the PCB using two GND planes (as shown in 2 19) creates multiple paths for heat transfer. Often thermal PCB issues are the result of one device adding heat to another, resulting in a very high local temperature. Multiple paths for heat transfer minimize this possibility. In many cases the GND pad makes the optimal decoupling layout impossible to achieve due to insufficient pad-to-pad spacing as shown in 2 28(b). When this occurs, placing the decoupling capacitor on the backside of the board keeps the extra inductance to a minimum. It is important to place the V<sub>DD</sub> via as close to the device pin as possible while still allowing for sufficient solder mask coverage. If the via is left open, solder may flow from the pad and into the via barrel. This will result in a poor solder connection.



28. Typical Decoupling Capacitor Layouts



#### 12.2 Layout Example

At least two or three times the width of an individual trace should separate single-ended traces and differential pairs to minimize the potential for crosstalk. Single-ended traces that run in parallel for less than the wavelength of the rise or fall times usually have negligible crosstalk. Increase the spacing between signal paths for long parallel runs to reduce crosstalk. Boards with limited real estate can benefit from the staggered trace layout, as shown in 🛛 29.

Layer 1	×
Layer 6	

☑ 29. Staggered Trace Layout

JAJSCW3A-DECEMBER 2016-REVISED FEBRUARY 2020



www.tij.co.jp

#### Layout Example (continued)

This configuration lays out alternating signal traces on different layers; thus, the horizontal separation between traces can be less than 2 or 3 times the width of individual traces. To ensure continuity in the ground signal path, TI recommends having an adjacent ground via for every signal via, as shown in ⊠ 30. Note that vias create additional capacitance. For example, a typical via has a lumped capacitance effect of 1/2 pF to 1 pF in FR4.



図 30. Ground Via Location (Side View)

Short and low-impedance connection of the device ground pins to the PCB ground plane reduces ground bounce. Holes and cutouts in the ground planes can adversely affect current return paths if they create discontinuities that increase returning current loop areas.

To minimize EMI problems, TI recommends avoiding discontinuities below a trace (for example, holes, slits, and so on) and keeping traces as short as possible. Zoning the board wisely by placing all similar functions in the same area, as opposed to mixing them together, helps reduce susceptibility issues.



# 13 デバイスおよびドキュメントのサポート

### 13.1 ドキュメントのサポート

### 13.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 13.3 サポート・リソース

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 13.4 商標

E2E is a trademark of Texas Instruments. Rogers is a trademark of Rogers Corporation. All other trademarks are the property of their respective owners.

#### 13.5 静電気放電に関する注意事項

すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感 であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

#### 13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。 本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



10-Dec-2020

### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65MLVD206BD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MF206B	Samples
SN65MLVD206BDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MF206B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

10-Dec-2020



### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



1	*All dimensions are nominal												
	Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	SN65MLVD206BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



# PACKAGE MATERIALS INFORMATION

25-Sep-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65MLVD206BDR	SOIC	D	8	2500	353.0	353.0	32.0

### TEXAS INSTRUMENTS

www.ti.com

25-Sep-2024

### TUBE



### - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN65MLVD206BD	D	SOIC	8	75	507	8	3940	4.32

# D0008A



# **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### 重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated