









SN54AHC08, SN74AHC08

JAJSQN6L - OCTOBER 1995 - REVISED FEBRUARY 2024

SNx4AHC08 クワッド、2 入力、正論理 AND ゲート

1 特長

- 2V ~ 5.5V の動作電圧範囲
- JESD 17 準拠で 250mA 超のラッチアップ性能
- JESD 22 を上回る ESD 保護

2 アプリケーション

- サーバー
- ネットワーク・スイッチ
- PC およびノートパソコン
- 電子 POS

3 概要

SNx4AHC08 デバイスは、クワッド 2 入力正論理 AND ゲ ートです。これらのデバイスは、ブール関数 Y = A · B ま たは $Y = \overline{A + B}$ を正論理で実行します。

製品情報

эсин п тм						
部品番号	パッケージ ⁽¹⁾	本体サイズ ⁽²⁾				
	D (SOIC、14)	8.65mm × 3.90mm				
	DB (SSOP、14)	6.20mm × 5.30mm				
	DGV (TVSOP、14)	3.60mm × 4.40mm				
SN74AHC08	N (PDIP、14)	19.30mm × 6.35mm				
SIN74ALICUO	NS (SO、14)	10.30mm × 5.30mm				
	PW (TSSOP, 14)	5.00mm × 4.40mm				
	RGY (VQFN, 14)	3.50mm × 3.50mm				
	BQA (WQFN、14)	3mm × 2.5mm				
SN54AHC08	FK (LCCC, 20)	8.89mm × 8.89mm				

- (1) 詳細については、セクション 11 を参照してください。
- 本体サイズ (長さ×幅) は公称値であり、ピンは含まれません。






Table of Contents

1 特長	1
2 アプリケーション	
3 概要	1
4 Pin Configuration and Functions	
5 Specifications	
5.1 Absolute Maximum Ratings	5
5.2 ESD Ratings	5
5.3 Recommended Operating Conditions	
5.4 Thermal Information	6
5.5 Electrical Characteristics, T _A = 25°C	6
5.6 Electrical Characteristics, T _A = -55°C to 125°C	
5.7 Electrical Characteristics, T _A = -40°C to 125°C	
5.8 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V	
5.9 Switching Characteristics, V _{CC} = 5 V ± 0.5 V	8
5.10 Noise Characteristics	9
5.11 Operating Characteristics	
5.12 Typical Characteristics	. 10
6 Parameter Measurement Information	. 11
7 Detailed Description	.12

7.1 Overview	14
7.2 Functional Block Diagram	12
7.3 Feature Description	
7.4 Device Functional Modes	
8 Application and Implementation	13
8.1 Application Information	13
8.2 Typical Application	
8.3 Layout	15
9 Device and Documentation Support	16
9.1 Documentation Support	16
9.2ドキュメントの更新通知を受け取る方法	16
9.3 サポート・リソース	16
9.4 Trademarks	
9.5 静電気放電に関する注意事項	16
9.6 用語集	16
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	18



4 Pin Configuration and Functions






図 4-1. D, DB, DGV, N, NS, PW, or W Package 14-Pin SOIC, SSOP, TVSOP, PDIP, SO, or TSSOP (Top View)

図 4-2. FK Package 20-Pin LCCC (Top View)




図 4-3. RGY or BQA Package 14-Pin VQFN or WQFN (Top View)



表 4-1. Pin Functions

		PIN			
NAME	SOIC, SSOP, TVSOP, PDIP, SO, TSSOP	VQFN, WQFN	LCCC	I/O	DESCRIPTION
1A	1	1	2	I	1A Input
1B	2	2	3	1	1B Input
1Y	3	3	4	0	1Y Output
2A	4	4	6	1	2A Input
2B	5	5	8	1	2B Input
2Y	6	6	9	0	2Y Output
3Y	8	8	12	0	3Y Output
3A	9	9	13	1	3A Input
3B	10	10	14	1	3B Input
4Y	11	11	16	0	4Y Output
4A	12	12	18	1	4A Input
4B	13	13	19	1	4B Input
GND	7	7	10	_	Ground Pin
NC	_	_	1, 5, 7, 11, 15, 17	_	No Connection
V _{CC}	14	14	20	_	Power Pin

English Data Sheet: SCLS236

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7	V
VI	Input voltage ⁽²⁾		-0.5	7	V
Vo	Output voltage, V _O ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0 or V _O > V _{CC}		±20	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} or GND	·		±50	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
V		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	V
		V _{CC} = 2 V	1.5		
V_{IH}	High-level input voltage	High-level input voltage V _{CC} = 3V	2.1		V
		V _{CC} = 5.5 V	3.85		
		V _{CC} = 2 V		0.5	
V_{IL}	Low-level Input voltage	V _{CC} = 3 V		0.9	V
		V _{CC} = 5.5 V		1.65	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 2 V		-50	
I_{OH}	High-level output current	V _{CC} = 3.3 V ± 0.3 V		-4	mA
		V _{CC} = 5 V ± 0.5 V		-8	
		V _{CC} = 2 V		50	
I_{OL}	OL Low-level output current	V _{CC} = 3.3 V ± 0.3 V		4	mA
		V _{CC} = 5 V ± 0.5 V		8	
Δt/Δν	Input Transition rise or fall rate	V _{CC} = 3.3 V ± 0.3 V		100	ns/V
Δt/Δv Input Transition rise or ta	input transition use of fall fate	V _{CC} = 5 V ± 0.5 V		20	115/ V

資料に関するフィードバック(ご意見やお問い合わせ)を送信

5

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.



over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
T _A Operating free-air temperature	-55	125	°C
SN74AHC08	-40	125	

¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

5.4 Thermal Information

					SN7	74AHC08				
	THERMAL METRIC(1)	D (SOIC)	DB (SSOP)	DGV (TVSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	RGY (VQFN)	BQA (WQFN)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	124.5	96	127	80	76	147.7	87.1	88.3	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

5.5 Electrical Characteristics, $T_A = 25$ °C

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
		2 V	1.9	2		
	$I_{OH} = -50 \mu A$	3 V	2.9	3		
V _{OH}		4.5 V	4.4	4.5		V
	I _{OH} = -4 mA	3 V	2.58			
	I _{OH} = -8 mA	4.5 V	3.94			
		2 V			0.1	
	I _{OL} = 50 μA	3 V			0.1	
V _{OL}		4.5 V			0.1	V
	I _{OH} = 4 mA	3 V			0.36	
	I _{OH} = 8 mA	4.5 V			0.36	
I _I	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1	μA
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2	μA
Ci	V _I = V _{CC} or GND	5 V		4	10	pF

English Data Sheet: SCLS236



5.6 Electrical Characteristics, $T_A = -55$ °C to 125°C

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	SN54AHC08	UNIT
PARAMETER	TEST CONDITIONS	V _{cc}	MIN M	AX
		2 V	1.9	
	I _{OH} = -50 μA	3 V	2.9	
V _{OH}		4.5 V	4.4	V
	$I_{OH} = -4 \text{ mA}$	3 V	2.48	
	I _{OH} = -8 mA	4.5 V	3.8	
		2 V		0.1
	I _{OL} = 50 μA	3 V		0.1
V _{OL}		4.5 V		0.1 V
	I _{OH} = 4 mA	3 V		0.5
	I _{OH} = 8 mA	4.5 V		0.5
I _I	V _I = 5.5 V or GND	0 V to 5.5 V	±	1 ⁽¹⁾ µA
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		20 μΑ
C _i	V _I = V _{CC} or GND	5 V		pF

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested at VCC = 0 V.

5.7 Electrical Characteristics, $T_A = -40$ °C to 125°C

over operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST COMPLTIONS		-	SN74AHC08	LINUT	
PARAMETER	TEST CONDITIONS	V _{cc}	T _A	MIN	MAX	UNIT
		2 V		1.9		
	I _{OH} = -50 μA	3 V		2.9		
V _{OH}		4.5 V		4.4		V
	I _{OH} = -4 mA	3 V		2.48		
	I _{OH} = -8 mA	4.5 V		3.8		
		2 V			0.1	
	I _{OL} = 50 μA	3 V			0.1	
		4.5 V			0.1	
	I _{OH} = 4 mA		T _A = -40°C to 85°C		0.44	
V _{OL}		3 V	T _A = -40°C to125°C Recommended		0.5	V
	I _{OH} = 8 mA		T _A = -40°C to 85°C		0.44	
		4.5 V	T _A = -40°C to125°C Recommended		0.5	
I _I	V _I = 5.5 V or GND	0 V to 5.5 V			±1	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V			20	μA
Ci	V _I = V _{CC} or GND	5 V	T _A = -40°C to 85°C	-	10	pF



5.8 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A	MIN	TYP	MAX	UNIT
			T _A = 25°C		6.2 ⁽¹⁾	8.8 ⁽¹⁾		
			T _A = -55°C to 125°C, SN54AHC08		1 ⁽¹⁾	10.5 ⁽¹⁾		
t _{PLH} , t _{PHL}	_{PLH} , t _{PHL} A or B Y C	C _L = 15 pF	$T_A = -40$ °C to 85°C, SN74AHC08		1	10.5	ns	
				T _A = -40°C to 125°C Recommended, SN74AHC08		1	10.5	
				T _A = 25°C		8.7	12.3	
				T _A = -55°C to 125°C, SN54AHC08		1	14	
t _{PLH} , t _{PHL}	A or B	Y	C _L = 50 pF	$T_A = -40$ °C to 85°C, SN74AHC08		1	14	ns
				T _A = -40°C to 125°C Recommended, SN74AHC08		1	14	

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

5.9 Switching Characteristics, V_{CC} = 5 V ± 0.5 V

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

over recommended operating meet-air temperature range (unless otherwise noted) (see Eoad Orient and Voltage Wavelorin									
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A	MIN	TYP	MAX	UNIT	
				T _A = 25°C		4.3(1)	5.9 ⁽¹⁾		
			T _A = -55°C to 125°C, SN54AHC08		1 ⁽¹⁾	7 ⁽¹⁾			
t _{PLH} , t _{PHL} A or	A or B	Y	C _L = 15 pF	T _A = -40°C to 85°C, SN74AHC08		1	7	ns	
				T _A = -40°C to 125°C Recommended, SN74AHC08		1	7		
				T _A = 25°C		5.8	7.9		
				T _A = -55°C to 125°C, SN54AHC08		1	9		
t _{PLH} , t _{PHL}	A or B	Y	C _L = 50 pF	T _A = -40°C to 85°C, SN74AHC08		1	9	ns	
				T _A = -40°C to 125°C Recommended, SN74AHC08		1	9		

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.



5.10 Noise Characteristics

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}^{(1)}$

		SN74AHC08	UNIT
		MIN MA	
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}	0.	3 V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}	-0.	3 V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}	4.4	V
V _{IH(D)}	High-level dynamic input voltage	3.5	V
$V_{IL(D)}$	Low-level dynamic input voltage	1.	5 V

⁽¹⁾ Characteristics are for surface-mount packages only.

5.11 Operating Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
Cp	d Power dissipation capacitance	No load, f = 1 MHz	18	pF



5.12 Typical Characteristics





図 5-1. AHC Family V_{OL} vs I_{OL}

English Data Sheet: SCLS236



6 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

図 6-1. Load Circuit and Voltage Waveforms

English Data Sheet: SCLS236



7 Detailed Description

7.1 Overview

The SNx4AHC08 devices are quadruple 2-input positive-AND gates with low drive that will produce slow rise and fall times. This slow transition reduces ringing on the output signal. The inputs are high impedance when $V_{CC} = 0 \text{ V}$.

7.2 Functional Block Diagram



7.3 Feature Description

Slow rise and fall time on outputs allow for low-noise outputs.

7.4 Device Functional Modes

表 7-1 is the function table for the SNx4AHC08.

表 7-1. Function Table (Each Gate)

INF	PUTS	OUTPUT
Α	В	Y
Н	Н	Н
L	X	L
Х	L	L

8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

A common application for AND gates is the use in power sequencing. Power sequencing is often employed in applications that require a processor or other delicate device with specific voltage timing requirements in order to protect the device from malfunctioning. Using the SN74AHC08 to verify that the processor has turned on can protect it from harmful signals.

8.2 Typical Application




図 8-1. Typical Application Diagram

8.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions must be considered to prevent ringing.

8.2.2 Detailed Design Procedure

- 1. Recommended input conditions
 - Rise time and fall time specs: See (Δt/Δv) in the セクション 5.3 table.
 - Specified High and low levels: See (V_{IH} and V_{II}) in the セクション 5.3 table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}
- 2. Recommend output conditions
 - Load currents should not exceed 25 mA per output and 50 mA total for the part
 - Outputs should not be pulled above V_{CC}

English Data Sheet: SCLS236

8.2.3 Application Curve




図 8-2. AHC Family V_{OH} vs I_{OH}

Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the セクション 5.1 table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended. If there are multiple V_{CC} pins, 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1

μF are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

8.3 Layout

8.3.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in \boxtimes 8-3 are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} ; whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the IOs, so they cannot float when disabled.

8.3.1.1 Layout Example




図 8-3. Layout Example for the SNx4AHC08



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

表 9-1. Related Links

PARTS	PRODUCT FOLDER	ODUCT FOLDER SAMPLE & BUY TECHNICAL DOCUMENTS		TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN54AHC08	Click here	Click here	Click here	Click here	Click here	
SN74AHC08	Click here	Click here	Click here	Click here	Click here	

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

9.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision K (June 2023) to Revision L (February 2024)	Page
• Updated RθJA value: RGY = 47 to 87.1, all values in °C/W	6
Changes from Revision J (December 2015) to Revision K (June 2023)	Page
「製品情報」表に BQA パッケージを追加	

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



• Added thermal value for R0JA: BQA = 88.3, all values in °C/W......6

17

Product Folder Links: SN54AHC08 SN74AHC08



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

English Data Sheet: SCLS236

2-Dec-2024 www.ti.com

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9682001Q2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9682001Q2A SNJ54AHC 08FK	Samples
SN74AHC08BQAR	ACTIVE	WQFN	BQA	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC08	Samples
SN74AHC08D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 125	AHC08	
SN74AHC08DBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA08	Samples
SN74AHC08DGVR	ACTIVE	TVSOP	DGV	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA08	Samples
SN74AHC08DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC08	Samples
SN74AHC08N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHC08N	Samples
SN74AHC08NSR	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC08	Samples
SN74AHC08PW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125	HA08	
SN74AHC08PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	HA08	Samples
SN74AHC08PWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA08	Samples
SN74AHC08RGYR	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA08	Samples
SNJ54AHC08FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9682001Q2A SNJ54AHC 08FK	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

PACKAGE OPTION ADDENDUM

www.ti.com 2-Dec-2024

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHC08. SN74AHC08:

Catalog: SN74AHC08

• Enhanced Product: SN74AHC08-EP, SN74AHC08-EP

Military: SN54AHC08

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE OPTION ADDENDUM

www.ti.com 2-Dec-2024

• Military - QML certified for Military and Defense Applications



www.ti.com 7-Dec-2024


TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC08BQAR	WQFN	BQA	14	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q1
SN74AHC08DBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74AHC08DGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AHC08DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74AHC08DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74AHC08NSR	SOP	NS	14	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN74AHC08PWR	TSSOP	PW	14	2000	330.0	12.4	6.85	5.45	1.6	8.0	12.0	Q1
SN74AHC08PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC08PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC08PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC08PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC08RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1



www.ti.com 7-Dec-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC08BQAR	WQFN	BQA	14	3000	210.0	185.0	35.0
SN74AHC08DBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74AHC08DGVR	TVSOP	DGV	14	2000	356.0	356.0	35.0
SN74AHC08DR	SOIC	D	14	2500	353.0	353.0	32.0
SN74AHC08DR	SOIC	D	14	2500	356.0	356.0	35.0
SN74AHC08NSR	SOP	NS	14	2000	356.0	356.0	35.0
SN74AHC08PWR	TSSOP	PW	14	2000	366.0	364.0	50.0
SN74AHC08PWR	TSSOP	PW	14	2000	353.0	353.0	32.0
SN74AHC08PWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74AHC08PWRG4	TSSOP	PW	14	2000	353.0	353.0	32.0
SN74AHC08PWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74AHC08RGYR	VQFN	RGY	14	3000	360.0	360.0	36.0

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Dec-2024

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9682001Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
SN74AHC08N	N	PDIP	14	25	506	13.97	11230	4.32
SN74AHC08N	N	PDIP	14	25	506	13.97	11230	4.32
SNJ54AHC08FK	FK	LCCC	20	55	506.98	12.06	2030	NA



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.


- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



2.5 x 3, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



www.ti.com

PLASTIC QUAD FLAT PACK-NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)


- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated