


FEATURES

- Controlled Baseline
 - One Assembly Site
 - One Test Site
 - One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- I_{off} Supports Partial-Power-Down Mode Operation
- Sub-1-V Operable
- Max t_{pd} of 2.5 ns at 1.8 V
- Low Power Consumption, 10-µA Max I_{cc}
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



See mechanical drawings for dimensions.

DESCRIPTION/ORDERING INFORMATION

The SN74AUC1G125 is operational at 0.8-V to 2.7-V V_{CC}, but is designed specifically for 1.65-V to 1.95-V V_{CC} operation.

The SN74AUC1G125 is a single-line driver with a 3-state output. The output is disabled when the output-enable (\overline{OE}) input is high.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN74AUC1G125-EP SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SCES670-MARCH 2007



ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING ⁽³⁾	
–55°C to 125°C	SOT (SC-70) – DCK	Reel of 3000	CAUC1G125MDCKREP	UM_	

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.


(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(3) The actual top-side marking has one additional character that designates the assembly/test site.

FUNCTION TABLE

INP	UTS	OUTPUT
ŌĒ	Α	Y
L	Н	Н
L	L	L
Н	Х	Z

LOGIC DIAGRAM (POSITIVE LOGIC)



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range	-0.5	3.6	V	
VI	Input voltage range ⁽²⁾	-0.5	3.6	V	
Vo	Voltage range applied to any output in the high	-0.5	3.6	V	
Vo	Output voltage range ⁽²⁾	-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current	V ₁ < 0 V		-50	mA
I _{OK}	Output clamp current	V _O < 0 V	-5		mA
I _O	Continuous output current			±20	mA
	Continuous current through V _{CC} or GND		±100	mA	
θ_{JA}	Package thermal impedance ⁽³⁾		252	°C/W	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		0.8	2.7	V
		V _{CC} = 0.8 V	V _{CC}		
V _{IH}		V _{CC} = 1.1 V to 1.95 V	$0.65 imes V_{CC}$		V
		V_{CC} = 2.3 V to 2.7 V	1.7		

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AUC1G125-EP SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SCES670-MARCH 2007

Recommended Operating Conditions (continued)

			MIN	MAX	UNIT		
		V _{CC} = 0.8 V		0			
V _{IL}	Low-level input voltage	Low-level input voltage V _{CC} = 1.1 V to 1.95 V		$0.35 \times V_{CC}$	V		
		V_{CC} = 2.3 V to 2.7 V		0.7			
VI	Input voltage		0	3.6	V		
Vo	Output voltage		0	V _{CC}	V		
		V _{CC} = 0.8 V		-0.7			
I _{OH}		V _{CC} = 1.1 V		-3			
	High-level output current	$V_{CC} = 1.4 V$		-5	mA		
		V _{CC} = 1.65 V		-8			
		V _{CC} = 2.3 V		-9			
		V _{CC} = 0.8 V		0.7			
		V _{CC} = 1.1 V		3			
I _{OL}	Low-level output current	$V_{CC} = 1.4 V$		5	mA		
I _{OL}		V _{CC} = 1.65 V		8			
		V _{CC} = 2.3 V		9			
		$V_{CC} = 0.8 V \text{ to } 1.6 V$		20			
$\Delta t / \Delta v$	Input transition rise or fall rate	V _{CC} = 1.65 V to 1.95 V		10	ns/V		
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		3			
T _A	Operating free-air temperature		-55	125	°C		

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP ⁽¹⁾	MAX	UNIT			
	I _{OH} = -100 μA	0.8 V to 2.7 V	V _{CC} – 0.1					
	I _{OH} = -0.7 mA	0.8 V	0.55					
M	$I_{OH} = -3 \text{ mA}$	1.1 V	0.8		V			
V _{OH}	$I_{OH} = -5 \text{ mA}$	1.4 V	1		v			
	$I_{OH} = -8 \text{ mA}$	1.65 V	1.2					
	$I_{OH} = -9 \text{ mA}$	2.3 V	1.8					
	I _{OL} = 100 μA	0.8 V to 2.7 V		0.2				
	I _{OL} = 0.7 mA	0.8 V	0.25					
M	I _{OL} = 3 mA	1.1 V		0.3	V			
V _{OL}	$I_{OL} = 5 \text{ mA}$	1.4 V		0.4	v			
	I _{OL} = 8 mA	1.65 V		0.45				
	I _{OL} = 9 mA	2.3 V		0.6				
II A or OE input	$V_{I} = V_{CC} \text{ or } GND$	0 V to 2.7 V		±5	μA			
l _{off}	$V_{I} \text{ or } V_{O} = 2.7 \text{ V}$	0 V		±10	μA			
I _{OZ}	$V_0 = V_{CC}$ or GND	2.7 V		±10	μA			
I _{CC}	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	0.8 V to 2.7 V		10	μA			
Cl	$V_{I} = V_{CC}$ or GND	2.5 V	2.5		pF			
Co	$V_{O} = V_{CC}$ or GND	2.5 V	5.5		pF			

(1) All typical values are at $T_A = 25^{\circ}C$.

Switching Characteristics

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 0.8 V	V _{CC} = ± 0.	1.2 V 1 V	V _{CC} = ± 0.			_C = 1.8 : 0.15 V		V _{CC} = ± 0.		UNIT
	(INFOT)	(001F01)	TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
t _{pd}	A	Y	4.7	0.8	7.5	0.4	6	0.7	5	5.5	0.9	5	ns
t _{en}	OE	Y	5.4	0.7	7.8	0.5	7	1	5.5	6.5	1.1	5	ns
t _{dis}	OE	Y	4.8	1.4	8.3	1.4	7	1.8	6	6.8	0.8	6	ns

Operating Characteristics


 $T_A = 25^{\circ}C$

· A –									
	PARAMETER		TEST V _{CC} = 0.8		V _{CC} = 1.2 V	V _{CC} = 1.5 V	V _{CC} = 1.8 V	$V_{CC} = 2.5 V$	UNIT
			CONDITIONS	TYP	TYP	TYP	TYP	TYP	UNIT
_	Power dissipation capacitance	Outputs enabled	f = 10 MHz	14	14	14	15	16	pF
C _{pd}		Outputs disabled		1.5	1.5	1.5	2	2.5	μr

SN74AUC1G125-EP SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SCES670-MARCH 2007

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_{L} includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_o = 50 Ω,
- slew rate ≥ 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $t_{_{PLZ}}$ and $\dot{t}_{_{PHZ}}$ are the same as $t_{_{dis}}$.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHI} are the same as t_{od} .

Figure 1. Load Circuit and Voltage Waveforms



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CAUC1G125MDCKREP	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CAY	Samples
V62/06656-01XE	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CAY	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

OTHER QUALIFIED VERSIONS OF SN74AUC1G125-EP :

• Catalog: SN74AUC1G125

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

DCK0005A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



DCK0005A

EXAMPLE BOARD LAYOUT

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
 Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DCK0005A

EXAMPLE STENCIL DESIGN

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated