

# SN74AVC4T245 デュアル ビット バストランシーバ、構成可能電圧変換、3 ステート出力

## 1 特長

- 制御入力の  $V_{IH}/V_{IL}$  レベルは  $V_{CCA}$  電圧を基準
- 完全に構成可能なデュアルレール設計により、1.2V ~ 3.6V の電源電圧の全範囲にわたって各ポートが動作可能
- I/O は 4.6V 許容
- $I_{off}$  により部分的パワーダウンモードでの動作をサポート
- 最大データレート:
  - 380Mbps (1.8V から 3.3V への変換)
  - 200Mbps (<1.8V から 3.3V への変換)
  - 200Mbps (2.5V または 1.8V への変換)
  - 150Mbps (1.5V への変換)
  - 100Mbps (1.2V への変換)
- JESD 78、Class II 準拠で 100mA 超のラッチアップ性能
- JESD 22 を上回る ESD 保護:
  - 8000V、人体モデル (A114-A)
  - 150V、マシンモデル (A115-A)
  - 1000V、デバイス帯電モデル (C101)

## 2 アプリケーション

- パーソナル エレクトロニクス
- 産業用
- エンタープライズ
- テレコム

## 3 概要

この 4 ビット非反転バストランシーバは、設定可能な 2 本の独立した電源レールを使用します。A ポートは  $V_{CCA}$  に追従するように設計されています。 $V_{CCA}$  ピンには、1.2V ~ 3.6V の電源電圧を入力できます。B ポートは、 $V_{CCB}$  に追従する設計になっています。 $V_{CCB}$  には、1.2V ~ 3.6V の電源電圧を入力できます。

SN74AVC4T245 は、 $V_{CCA}/V_{CCB}$  を 1.4V ~ 3.6V に設定した場合の動作用に最適化されています。最低 1.2V の  $V_{CCA}/V_{CCB}$  で動作します。これにより、1.2V、1.5V、1.8V、2.5V、3.3V の任意の電圧ノード間での自在な低電圧双方向変換が可能です。

SN74AVC4T245 デバイスは、2 つのデータバス間の非同期通信用に設計されています。方向制御 (DIR) 入力および出力イネーブル ( $\overline{OE}$ ) 入力のロジックレベルに応じて、B ポート出力もしくは A ポート出力のいずれかがアクティブになるか、または、両方の出力ポートが高インピーダンスモードになります。本デバイスは、B ポート出力がアクティブになった場合、A バスから B バスへデータを転送し、A ポート出力がアクティブになった場合、B バスから A バスへデータを転送します。A ポートと B ポートの入力回路はどちらも常にアクティブであるため、これらのポートには論理 High または Low レベルを印加して、 $I_{CC}$  と  $I_{CC2}$  が過剰に流れないようにする必要があります。

SN74AVC4T245 デバイスは、制御ピン (1DIR、2DIR、1 $\overline{OE}$ 、2 $\overline{OE}$ ) が  $V_{CCA}$  から電源を供給されるように設計されています。

このデバイスは、 $I_{off}$  を使用する部分的パワーダウンアプリケーション用の動作が完全に規定されています。 $I_{off}$  回路で出力をディセーブルすることにより、電源切断時にデバイスに電流が逆流して損傷するのを回避できます。

$V_{CC}$  絶縁機能は、いずれかの  $V_{CC}$  入力が入力が GND レベルになると、両方のポートが高インピーダンス状態になるよう設計されています。


電源投入または電源オフの間にデバイスを高インピーダンス状態にするには、 $\overline{OE}$  をプルアップ抵抗を介して  $V_{CC}$  に接続します。この抵抗の最小値は、ドライバの電流シンク能力によって決まります。

### パッケージ情報

部品番号	パッケージ (1)	パッケージ サイズ (2)
SN74AVC4T245	D (SOIC, 16)	9.9mm × 6mm
	DGV (TVSOP, 16)	3.6mm × 6.4mm
	PW (TSSOP, 16)	5mm × 6.4mm
	RGY (WQFN, 16)	4mm × 3.5mm
	RSV (UQFN, 16)	2.6mm × 1.8mm
	BQB (WQFN, 16)	3.5mm × 2.5mm
	DYY (SOT, 16)	4.2mm × 2mm

- 詳細については、[セクション 11](#) を参照してください。
- パッケージサイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。





SN74AVC4T245 の 1/2 の論理図 (正論理)

## Table of Contents

1 特長.....	1	7.1 Overview.....	15
2 アプリケーション.....	1	7.2 Functional Block Diagram.....	15
3 概要.....	1	7.3 Feature Description.....	16
4 Pin Configuration and Functions.....	3	7.4 Device Functional Modes.....	16
5 Specifications.....	6	8 Application and Implementation.....	17
5.1 Absolute Maximum Ratings.....	6	8.1 Application Information.....	17
5.2 ESD Ratings.....	6	8.2 Typical Application.....	17
5.3 Recommended Operating Conditions.....	7	8.3 Power Supply Recommendations.....	18
5.4 Thermal Information.....	8	8.4 Layout.....	19
5.5 Electrical Characteristics.....	9	9 Device and Documentation Support.....	20
5.6 Operating Characteristics.....	10	9.1 ドキュメントの更新通知を受け取る方法.....	20
5.7 Switching Characteristics: $V_{CCA} = 1.2V$ .....	10	9.2 サポート・リソース.....	20
5.8 Switching Characteristics: $V_{CCA} = 1.5V \pm 0.1V$ .....	11	9.3 Trademarks.....	20
5.9 Switching Characteristics: $V_{CCA} = 1.8V \pm 0.15V$ .....	11	9.4 静電気放電に関する注意事項.....	20
5.10 Switching Characteristics: $V_{CCA} = 2.5V \pm 0.2V$ .....	12	9.5 用語集.....	20
5.11 Switching Characteristics: $V_{CCA} = 3.3V \pm 0.3V$ .....	12	10 Revision History.....	20
5.12 Typical Characteristics.....	13	11 Mechanical, Packaging, and Orderable Information.....	22
6 Parameter Measurement Information.....	14		
7 Detailed Description.....	15		

## 4 Pin Configuration and Functions




図 4-1. D, DGV, or PW Package, 16-Pin SOIC, TVSOP, or PW (Top View)




図 4-2. RGY Package, 16-Pin WQFN (Top View)




図 4-3. RSV Package, 16-Pin UQFN (Top View)




図 4-4. BQB/WBQB Package, 16-Pin WQFN (Transparent Top View)




図 4-5. DYY Package, 16-Pin SOT (Top View)

表 4-1. Pin Functions

PIN NAME	NO.		TYPE <sup>(1)</sup>	DESCRIPTION
	D, DGV, PW, RGY	RSV		
1A1	4	6	I/O	Input/output 1A1. Referenced to $V_{CCA}$ .
1A2	5	7	I/O	Input/output 1A2. Referenced to $V_{CCA}$ .
1B1	13	15	I/O	Input/output 1B1. Referenced to $V_{CCB}$ .
1B2	12	14	I/O	Input/output 1B2. Referenced to $V_{CCB}$ .
1DIR	2	4	I	Direction-control input for '1' ports
1 $\overline{OE}$	15	1	I	3-state output-mode enables. Pull $\overline{OE}$ high to place '1' outputs in 3-state mode. Referenced to $V_{CCA}$ .
2A1	6	8	I/O	Input/output 2A1. Referenced to $V_{CCA}$ .
2A2	7	9	I/O	Input/output 2A2. Referenced to $V_{CCA}$ .
2B1	11	13	I/O	Input/output 2B1. Referenced to $V_{CCB}$ .
2B2	10	12	I/O	Input/output 2B2. Referenced to $V_{CCB}$ .
2DIR	3	5	I	Direction-control input for '2' ports
2 $\overline{OE}$	14	16	I	3-state output-mode enables. Pull $\overline{OE}$ high to place '2' outputs in 3-state mode. Referenced to $V_{CCA}$ .
GND	8, 9	10, 11	—	Ground
$V_{CCA}$	1	3	—	A-port power supply voltage. $1.2V \leq V_{CCA} \leq 3.6V$
$V_{CCB}$	16	2	—	B-port power supply voltage. $1.2V \leq V_{CCB} \leq 3.6V$

(1) I = input, O = output

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

		MIN <sup>(1)</sup>	MAX	UNIT	
$V_{CCA}$ $V_{CCB}$	Supply voltage range	-0.5	4.6	V	
$V_I$	Input voltage range <sup>(2)</sup>	I/O ports (A port)	-0.5	4.6	V
		I/O ports (B port)	-0.5	4.6	
		Control inputs	-0.5	4.6	
$V_O$	Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup>	A port	-0.5	4.6	V
		B port	-0.5	4.6	
$V_O$	Voltage range applied to any output in the high or low state <sup>(2) (3)</sup>	A port	-0.5	$V_{CCA} + 0.5$	V
		B port	-0.5	$V_{CCB} + 0.5$	
$I_{IK}$	Input clamp current	$V_I < 0$	-50	mA	
$I_{OK}$	Output clamp current	$V_O < 0$	-50	mA	
$I_O$	Continuous output current		±50	mA	
	Continuous current through $V_{CCA}$ , $V_{CCB}$ , or GND		±100	mA	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
- (2) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The output positive-voltage rating may be exceeded up to 4.6V maximum if the output current rating is observed.

### 5.2 ESD Ratings

		MIN	MAX	UNIT
$T_{stg}$	Storage temperature range	-65	150	°C
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	8	kV
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	1	
		Machine model (C101)	150	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1) (2) (3)</sup>

		$V_{CCI}$	$V_{CCO}$	MIN	MAX	UNIT
$V_{CCA}$	Supply voltage			1.2	3.6	V
$V_{CCB}$	Supply voltage			1.2	3.6	V
$V_{IH}$	High-level input voltage	Data inputs <sup>(4)</sup>	1.2V to 1.95V		$V_{CCI} \times 0.65$	V
			1.95V to 2.7V		1.6	
			2.7V to 3.6V		2	
$V_{IL}$	Low-level input voltage	Data inputs <sup>(4)</sup>	1.2V to 1.95V		$V_{CCI} \times 0.35$	V
			1.95V to 2.7V		0.7	
			2.7V to 3.6V		0.8	
$V_{IH}$	High-level input voltage	DIR (referenced to $V_{CCA}$ ) <sup>(5)</sup>	1.2V to 1.95V		$V_{CCA} \times 0.65$	V
			1.95V to 2.7V		1.6	
			2.7V to 3.6V		2	
$V_{IL}$	Low-level input voltage	DIR (referenced to $V_{CCA}$ ) <sup>(5)</sup>	1.2V to 1.95V		$V_{CCA} \times 0.35$	V
			1.95V to 2.7V		0.7	
			2.7V to 3.6V		0.8	
$V_I$	Input voltage			0	3.6	V
$V_O$	Output voltage	Active state		0	$V_{CCO}$	V
		3-state		0	3.6	
$I_{OH}$	High-level output current		1.2V		-3	mA
			1.4V to 1.6V		-6	
			1.65V to 1.95V		-8	
			2.3V to 2.7V		-9	
			3V to 3.6V		-12	
$I_{OL}$	Low-level output current		1.1V to 1.2V		3	mA
			1.4V to 1.6V		6	
			1.65V to 1.95V		8	
			2.3V to 2.7V		9	
			3V to 3.6V		12	
$\Delta t/\Delta v$	Input transition rise or fall rate				5	ns/V
$T_A$	Operating free-air temperature			-40	85	°C

- (1)  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.
- (2)  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.
- (3) All unused data inputs of the device must be held at  $V_{CCI}$  or GND for proper device operation. Refer to the [Implications of Slow or Floating CMOS Inputs](#) application report.
- (4) For  $V_{CCI}$  values not specified in the data sheet,  $V_{IH} \text{ min} = V_{CCI} \times 0.7V$ ,  $V_{IL} \text{ max} = V_{CCI} \times 0.3V$
- (5) For  $V_{CCI}$  values not specified in the data sheet,  $V_{IH} \text{ min} = V_{CCA} \times 0.7V$ ,  $V_{IL} \text{ max} = V_{CCA} \times 0.3V$

## 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	SN74AVC4T245							UNIT
	D	BQB	DYY	DGV	PW	RGY	RSV	
	16 PINS							
$R_{\theta JA}$ Junction-to-ambient thermal resistance	85.5	80.8	163.4	126.0	101.8	37.5	146.9	°C/W
$R_{\theta JC(top)}$ Junction-to-case (top) thermal resistance	46.9	77.9	90.0	50.8	37.2	54.5	53.6	
$R_{\theta JB}$ Junction-to-board thermal resistance	43.0	50.7	93.1	57.7	60.6	15.6	75.6	
$\Psi_{JT}$ Junction-to-top characterization parameter	13.4	7.4	10.9	5.7	1.6	0.5	13.5	
$\Psi_{JB}$ Junction-to-board characterization parameter	42.7	50.6	92.1	57.2	60.0	15.8	75.6	
$R_{\theta JC(bot)}$ Junction-to-case (bottom) thermal resistance	—	28.4	—	—	—	3.5	—	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report ([SPRA953](#)).



## 5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER <sup>(1)</sup> (2)	TEST CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	T <sub>A</sub> = 25°C			–40°C to 85°C		UNIT	
				MIN	TYP	MAX	MIN	MAX		
V <sub>OH</sub>	I <sub>OH</sub> = –100μA I <sub>OH</sub> = –3mA I <sub>OH</sub> = –6mA I <sub>OH</sub> = –8mA I <sub>OH</sub> = –9mA I <sub>OH</sub> = –12mA	V <sub>I</sub> = V <sub>IH</sub>	1.2V to 3.6V	1.2V to 3.6V				V <sub>CCO</sub> – 0.2	V	
			1.2V	1.2V		0.95				
			1.4V	1.4V			1.05			
			1.65V	1.65V			1.2			
			2.3V	2.3V			1.75			
			3V	3V			2.3			
V <sub>OL</sub>	I <sub>OL</sub> = 100μA I <sub>OL</sub> = 3mA I <sub>OL</sub> = 6mA I <sub>OL</sub> = 8mA I <sub>OL</sub> = 9mA I <sub>OL</sub> = 12mA	V <sub>I</sub> = V <sub>IL</sub>	1.2V to 3.6V	1.2V to 3.6V				0.2	V	
			1.2V	1.2V		0.25				
			1.4V	1.4V			0.35			
			1.65V	1.65V			0.45			
			2.3V	2.3V			0.55			
			3V	3V			0.7			
I <sub>I</sub>	Control inputs	V <sub>I</sub> = V <sub>CCA</sub> or GND	1.2V to 3.6V	1.2V to 3.6V		±0.025	±0.25		±1	μA
I <sub>off</sub>	A or B port	V <sub>I</sub> or V <sub>O</sub> = 0 to 3.6V	0V	0V to 3.6V		±0.1	±1		±5	μA
			0V to 3.6V	0V		±0.1	±1		±5	
I <sub>OZ</sub>	A or B port	V <sub>O</sub> = V <sub>CCO</sub> or GND, V <sub>I</sub> = V <sub>CCI</sub> or GND, $\overline{OE}$ = V <sub>IH</sub>	3.6V	3.6V		±0.5	±2.5		±5	μA
I <sub>CCA</sub>	V <sub>I</sub> = V <sub>CCI</sub> or GND, I <sub>O</sub> = 0	1.2V to 3.6V	1.2V to 3.6V					8	μA	
		0V	0V to 3.6V					–2		
		0V to 3.6V	0V					8		
I <sub>CCB</sub>	V <sub>I</sub> = V <sub>CCI</sub> or GND, I <sub>O</sub> = 0	1.2V to 3.6V	1.2V to 3.6V					8	μA	
		0V	0V to 3.6V					8		
		0V to 3.6V	0V					–2		
I <sub>CCA</sub> + I <sub>CCB</sub>	V <sub>I</sub> = V <sub>CCI</sub> or GND, I <sub>O</sub> = 0	1.2V to 3.6V	1.2V to 3.6V					16	μA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 3.3V or GND	3.3V	3.3V		3.5			4.5	pF
C <sub>io</sub>	A or B port	V <sub>O</sub> = 3.3V or GND	3.3V	3.3V		6			7	pF

- (1) V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.  
(2) V<sub>CCO</sub> is the V<sub>CC</sub> associated with the output port.

## 5.6 Operating Characteristics

 $T_A = 25^\circ\text{C}$ 

PARAMETER			TEST CONDITIONS	$V_{CCA} =$ $V_{CCB} = 1.2\text{V}$	$V_{CCA} =$ $V_{CCB} = 1.5\text{V}$	$V_{CCA} =$ $V_{CCB} = 1.8\text{V}$	$V_{CCA} =$ $V_{CCB} = 2.5\text{V}$	$V_{CCA} =$ $V_{CCB} = 3.3\text{V}$	UNIT
				TYP	TYP	TYP	TYP	TYP	
$C_{pdA}$ <sup>(1)</sup>	A to B	Outputs enabled	$C_L = 0,$ $f = 10\text{MHz},$ $t_r = t_f = 1\text{ns}$	1	1	1	1.5	2	pF
		Outputs disabled		1	1	1	1	1	
	B to A	Outputs enabled		12	12.5	13	14	15	
		Outputs disabled		1	1	1	1	1	
$C_{pdB}$ <sup>(1)</sup>	A to B	Outputs enabled	$C_L = 0,$ $f = 10\text{MHz},$ $t_r = t_f = 1\text{ns}$	12	12.5	13	14	15	pF
		Outputs disabled		1	1	1	1	1	
	B to A	Outputs enabled		1	1	1	1	2	
		Outputs disabled		1	1	1	1	1	

(1) Power dissipation capacitance per transceiver

## 5.7 Switching Characteristics: $V_{CCA} = 1.2\text{V}$

over recommended operating free-air temperature range,  $V_{CCA} = 1.2\text{V}$  (unless otherwise noted) (see [Figure 6-1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.2\text{V}$	$V_{CCB} = 1.5\text{V}$ $\pm 0.1\text{V}$	$V_{CCB} = 1.8\text{V}$ $\pm 0.15\text{V}$	$V_{CCB} = 2.5\text{V}$ $\pm 0.2\text{V}$	$V_{CCB} = 3.3\text{V}$ $\pm 0.3\text{V}$	UNIT
			TYP	TYP	TYP	TYP	TYP	
$t_{PLH}$	A	B	3.4	2.9	2.7	2.6	2.8	ns
$t_{PHL}$			3.4	2.9	2.7	2.6	2.8	
$t_{PLH}$	B	A	3.6	3.1	2.8	2.6	2.6	ns
$t_{PHL}$			3.6	3.1	2.8	2.6	2.6	
$t_{PZH}$	$\overline{\text{OE}}$	A	5.6	4.7	4.3	3.9	3.7	ns
$t_{PZL}$			5.6	4.7	4.3	3.9	3.7	
$t_{PZH}$	$\overline{\text{OE}}$	B	5	4.3	3.9	3.6	3.6	ns
$t_{PZL}$			5	4.3	3.9	3.6	3.6	
$t_{PHZ}$	$\overline{\text{OE}}$	A	6.2	5.2	5.2	4.3	4.8	ns
$t_{PLZ}$			6.2	5.2	5.2	4.3	4.8	
$t_{PHZ}$	$\overline{\text{OE}}$	B	5.9	5.1	5	4.7	5.5	ns
$t_{PLZ}$			5.9	5.1	5	4.7	5.5	

### 5.8 Switching Characteristics: $V_{CCA} = 1.5V \pm 0.1V$

over recommended operating free-air temperature range,  $V_{CCA} = 1.5V \pm 0.1V$  (see [Figure 6-1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.2V$	$V_{CCB} = 1.5V \pm 0.1V$		$V_{CCB} = 1.8V \pm 0.15V$		$V_{CCB} = 2.5V \pm 0.2V$		$V_{CCB} = 3.3V \pm 0.3V$		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A	B	3.2	0.3	6.3	0.3	5.2	0.4	4.2	0.4	4.2	ns
$t_{PHL}$			3.2	0.3	6.3	0.3	5.2	0.4	4.2	0.4	4.2	
$t_{PLH}$	B	A	3.3	0.7	6.3	0.5	6	0.4	5.7	0.3	5.6	ns
$t_{PHL}$			3.3	0.7	6.3	0.5	6	0.4	5.7	0.3	5.6	
$t_{PZH}$	$\overline{OE}$	A	4.9	1.4	9.6	1.1	9.5	0.7	9.4	0.4	9.4	ns
$t_{PZL}$			4.9	1.4	9.6	1.1	9.5	0.7	9.4	0.4	9.4	
$t_{PZH}$	$\overline{OE}$	B	4.5	1.4	9.6	1.1	7.7	0.9	5.8	0.9	5.6	ns
$t_{PZL}$			4.5	1.4	9.6	1.1	7.7	0.9	5.8	0.9	5.6	
$t_{PHZ}$	$\overline{OE}$	A	5.6	1.8	10.2	1.5	10.2	1.3	10.2	1.6	10.2	ns
$t_{PLZ}$			5.6	1.8	10.2	1.5	10.2	1.3	10.2	1.6	10.2	
$t_{PHZ}$	$\overline{OE}$	B	5.2	1.9	10.3	1.9	9.1	1.4	7.4	1.2	7.6	ns
$t_{PLZ}$			5.2	1.9	10.3	1.9	9.1	1.4	7.4	1.2	7.6	

### 5.9 Switching Characteristics: $V_{CCA} = 1.8V \pm 0.15V$

over recommended operating free-air temperature range,  $V_{CCA} = 1.8V \pm 0.15V$  (see [Figure 6-1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.2V$	$V_{CCB} = 1.5V \pm 0.1V$		$V_{CCB} = 1.8V \pm 0.15V$		$V_{CCB} = 2.5V \pm 0.2V$		$V_{CCB} = 3.3V \pm 0.3V$		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A	B	2.9	0.1	6	0.1	4.9	0.1	3.9	0.3	3.9	ns
$t_{PHL}$			2.9	0.1	6	0.1	4.9	0.1	3.9	0.3	3.9	
$t_{PLH}$	B	A	3	0.6	5.3	0.5	4.9	0.3	4.6	0.3	4.5	ns
$t_{PHL}$			3	0.6	5.3	0.5	4.9	0.3	4.6	0.3	4.5	
$t_{PZH}$	$\overline{OE}$	A	4.4	1	7.4	1	7.3	0.6	7.3	0.4	7.2	ns
$t_{PZL}$			4.4	1	7.4	1	7.3	0.6	7.3	0.4	7.2	
$t_{PZH}$	$\overline{OE}$	B	4.1	1.2	9.2	1	7.4	0.8	5.3	0.8	4.6	ns
$t_{PZL}$			4.1	1.2	9.2	1	7.4	0.8	5.3	0.8	4.6	
$t_{PHZ}$	$\overline{OE}$	A	5.4	1.6	8.6	1.8	8.7	1.3	8.7	1.6	8.7	ns
$t_{PLZ}$			5.4	1.6	8.6	1.8	8.7	1.3	8.7	1.6	8.7	
$t_{PHZ}$	$\overline{OE}$	B	5	1.7	9.9	1.6	8.7	1.2	6.9	1	6.9	ns
$t_{PLZ}$			5	1.7	9.9	1.6	8.7	1.2	6.9	1	6.9	

### 5.10 Switching Characteristics: $V_{CCA} = 2.5V \pm 0.2V$

over recommended operating free-air temperature range,  $V_{CCA} = 2.5V \pm 0.2V$  (see [Figure 6-1](#))


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.2V$	$V_{CCB} = 1.5V \pm 0.1V$		$V_{CCB} = 1.8V \pm 0.15V$		$V_{CCB} = 2.5V \pm 0.2V$		$V_{CCB} = 3.3V \pm 0.3V$		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A	B	2.8	0.1	5.7	0.1	4.6	0.2	3.5	0.1	3.6	ns
$t_{PHL}$			2.8	0.1	5.7	0.1	4.6	0.2	3.5	0.1	3.6	
$t_{PLH}$	B	A	2.7	0.6	4.2	0.4	3.9	0.2	3.4	0.2	3.3	ns
$t_{PHL}$			2.7	0.6	4.2	0.4	3.9	0.2	3.4	0.2	3.3	
$t_{PZH}$	$\overline{OE}$	A	4	0.7	6.5	0.7	5.2	0.6	4.8	0.4	4.8	ns
$t_{PZL}$			4	0.7	6.5	0.7	5.2	0.6	4.8	0.4	4.8	
$t_{PZH}$	$\overline{OE}$	B	3.8	0.9	8.8	0.8	7	0.6	4.8	0.6	4	ns
$t_{PZL}$			3.8	0.9	8.8	0.8	7	0.6	4.8	0.6	4	
$t_{PHZ}$	$\overline{OE}$	A	4.7	1	8.4	1	8.4	1	6.2	1	6.6	ns
$t_{PLZ}$			4.7	1	8.4	1	8.4	1	6.2	1	6.6	
$t_{PHZ}$	$\overline{OE}$	B	4.5	1.5	9.4	1.3	8.2	1.1	6.2	0.9	5.2	ns
$t_{PLZ}$			4.5	1.5	9.4	1.3	8.2	1.1	6.2	0.9	5.2	

### 5.11 Switching Characteristics: $V_{CCA} = 3.3V \pm 0.3V$


over recommended operating free-air temperature range,  $V_{CCA} = 3.3V \pm 0.3V$  (see [Figure 6-1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.2V$	$V_{CCB} = 1.5V \pm 0.1V$		$V_{CCB} = 1.8V \pm 0.15V$		$V_{CCB} = 2.5V \pm 0.2V$		$V_{CCB} = 3.3V \pm 0.3V$		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A	B	2.9	0.1	5.6	0.1	4.5	0.1	3.3	0.1	2.9	ns
$t_{PHL}$			2.9	0.1	5.6	0.1	4.5	0.1	3.3	0.1	2.9	
$t_{PLH}$	B	A	2.6	0.6	4.2	0.4	3.4	0.2	3	0.1	2.8	ns
$t_{PHL}$			2.6	0.6	4.2	0.4	3.4	0.2	3	0.1	2.8	
$t_{PZH}$	$\overline{OE}$	A	3.8	0.6	8.7	0.6	5.2	0.6	3.8	0.4	3.8	ns
$t_{PZL}$			3.8	0.6	8.7	0.6	5.2	0.6	3.8	0.4	3.8	
$t_{PZH}$	$\overline{OE}$	B	3.7	0.8	8.7	0.6	6.8	0.5	4.7	0.5	3.8	ns
$t_{PZL}$			3.7	0.8	8.7	0.6	6.8	0.5	4.7	0.5	3.8	
$t_{PHZ}$	$\overline{OE}$	A	4.8	0.7	9.3	0.7	8.3	0.7	5.6	0.7	6.6	ns
$t_{PLZ}$			4.8	0.7	9.3	0.7	8.3	0.7	5.6	0.7	6.6	
$t_{PHZ}$	$\overline{OE}$	B	5.3	1.4	9.3	1.2	8.1	1	6.4	0.8	6.2	ns
$t_{PLZ}$			5.3	1.4	9.3	1.2	8.1	1	6.4	0.8	6.2	

## 5.12 Typical Characteristics




## 6 Parameter Measurement Information




LOAD CIRCUIT

$V_{CCO}$	$C_L$	$R_L$	$V_{TP}$
1.2 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	15 pF	2 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	2 k $\Omega$	0.15 V
3.3 V $\pm$ 0.3 V	15 pF	2 k $\Omega$	0.3 V


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CCO}$
$t_{PHZ}/t_{PZH}$	GND



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics: PRR = 10 MHz,  $Z_O = 50 \Omega$ ,  $dv/dt \geq 1$  V/ns.
  - The outputs are measured one at a time, with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - $V_{CC1}$  is the  $V_{CC}$  associated with the input port.
  - $V_{CCO}$  is the  $V_{CC}$  associated with the output port.

**图 6-1. Load and Circuit and Voltage Waveforms**

## 7 Detailed Description

### 7.1 Overview

The SN74AVC4T245 is a 4-bit, dual-supply noninverting bidirectional voltage level translation device.  $V_{CCA}$  supports the Ax pins and control pins (1DIR, 2DIR, 1  $\overline{OE}$ , and 2  $\overline{OE}$ ), and  $V_{CCB}$  supports the Bx pins. The A port can accept I/O voltages ranging from 1.2V to 3.6V, while the B port can accept I/O voltages from 1.2V to 3.6V. A high on DIR allows data transmission from Ax to Bx and a low on DIR allows data transmission from Bx to Ax when  $\overline{OE}$  is set to low. When  $\overline{OE}$  is set to high, both Ax and Bx pins are in the high-impedance state.

### 7.2 Functional Block Diagram




図 7-1. Logic Diagram (Positive Logic) for 1/2 of SN74AVC4T245

## 7.3 Feature Description

### 7.3.1 Fully Configurable Dual-Rail Design

The fully configurable dual-rail design allows each port to operate over the full 1.2V to 3.6V power-supply range. Both  $V_{CCA}$  and  $V_{CCB}$  can be supplied at any voltage between 1.2V and 3.6V; thus, making the device an excellent choice for translating between any of the low voltage nodes (1.2V, 1.8V, 2.5V, and 3.3V).

### 7.3.2 Supports High Speed Translation

The SN74AVC4T245 device can support high data rate applications. The translated signal data rate can be up to 380Mbps when the signal is translated from 1.8V to 3.3V.

### 7.3.3 $I_{off}$ Supports Partial-Power-Down Mode Operation

$I_{off}$  will prevent backflow current by disabling I/O output circuits when the device is in partial-power-down mode.

## 7.4 Device Functional Modes

**表 7-1. Function Table  
(Each 2-Bit Section)**

CONTROL INPUTS		OUTPUT CIRCUITS		OPERATION <sup>(1)</sup>
$\overline{OE}$	DIR	A PORT	B PORT	
L	L	Enabled	Hi-Z	B data to A bus
L	H	Hi-Z	Enabled	A data to B bus
H	X	Hi-Z	Hi-Z	Isolation

(1) Input circuits of the data I/Os are always active.



## 8 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The SN74AVC4T245 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The SN74AVC4T245 device is an excellent choice for applications where a push-pull driver is connected to the data I/Os. The maximum data rate can be up to 380Mbps when device translates a signal from 1.8V to 3.3V.

### 8.2 Typical Application




図 8-1. Typical Application Diagram

## 8.2.1 Design Requirements

For the design example shown in [セクション 8.2](#) use the parameters listed in [表 8-1](#).

**表 8-1. Design Parameters**


DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	1.2V to 3.6V
Output voltage range	1.2V to 3.6V

## 8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
  - Use the supply voltage of the device that is driving the SN74AVC4T245 device to determine the input voltage range. For a valid logic high, the value must exceed the  $V_{IH}$  of the input port. For a valid logic low, the value must be less than the  $V_{IL}$  of the input port.
- Output voltage range
  - Use the supply voltage of the device that the SN74AVC4T245 device is driving to determine the output voltage range.

## 8.2.3 Application Curves



**図 8-2. Translation Up (1.2V to 3.3V) at 2.5MHz**

## 8.3 Power Supply Recommendations

The SN74AVC4T245 device uses two separate configurable power-supply rails,  $V_{CCA}$  and  $V_{CCB}$ .  $V_{CCA}$  accepts any supply voltage from 1.2V to 3.6V and  $V_{CCB}$  accepts any supply voltage from 1.2V to 3.6V. The A port and B port are designed to track  $V_{CCA}$  and  $V_{CCB}$  respectively allowing for low-voltage bidirectional translation between any of the 1.2V, 1.5V, 1.8V, 2.5V and 3.3V voltage nodes.

The output-enable ( $\overline{OE}$ ) input circuit is designed so that  $V_{CCA}$  supplies  $\overline{OE}$ , and when the  $\overline{OE}$  input is high, all outputs are placed in the high-impedance state. To put the outputs in the high-impedance state during power up or power down, the  $\overline{OE}$  input pin must be tied to  $V_{CCA}$  through a pullup resistor and must not be enabled until  $V_{CCA}$  and  $V_{CCB}$  are fully ramped and stable. The current-sinking capability of the driver determines the minimum value of the pullup resistor to  $V_{CCA}$ .


## 8.4 Layout

### 8.4.1 Layout Guidelines

For device reliability, it is recommended to follow common printed-circuit board layout guidelines, such as follows:

- Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.
- Place pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals, depending on the system requirements.

### 8.4.2 Layout Example



## 9 Device and Documentation Support

### 9.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 9.2 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

### 9.3 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 9.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 9.5 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision G (November 2014) to Revision H (March 2024)	Page
ドキュメント全体にわたって表、図、相互参照の採番方法を更新.....	1
データシート全体にわたって BQB および DYY パッケージの情報を追加.....	1
パッケージリード サイズを含めるよう「パッケージ情報」表を更新.....	1

Changes from Revision F (October 2014) to Revision G (November 2014)	Page
Changed <i>Pin Functions</i> table.....	3
Changed <i>Typical Application</i> schematic.....	17

Changes from Revision E (December 2011) to Revision F (October 2014)	Page
「アプリケーション」、「ピン構成および機能」セクション、「取り扱い定格」表、「熱に関する情報」表、「機能説明」セクション、「代表的特性」セクション、「デバイスの機能モード」、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加.....	1

---

Changes from Revision D (September 2007) to Revision E (December 2011)	Page
• Fixed $t_{PZL} V_{CCB} = 3.3V$ parameter typographical error from 36.6 to 3.6.....	10

---

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, Texas Instruments Incorporated

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
74AVC4T245DGVRE4	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	<a href="#">Samples</a>
74AVC4T245RGYRG4	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	WT245	<a href="#">Samples</a>
74AVC4T245RSVR-NT	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZWU	<a href="#">Samples</a>
74AVC4T245RSVRG4	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZWU	<a href="#">Samples</a>
SN74AVC4T245BQBR	ACTIVE	WQFN	BQB	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	WT245	<a href="#">Samples</a>
SN74AVC4T245D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC4T245	<a href="#">Samples</a>
SN74AVC4T245DGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	<a href="#">Samples</a>
SN74AVC4T245DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC4T245	<a href="#">Samples</a>
SN74AVC4T245DRE4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC4T245	<a href="#">Samples</a>
SN74AVC4T245DT	ACTIVE	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC4T245	<a href="#">Samples</a>
SN74AVC4T245DYR	ACTIVE	SOT-23-THIN	DYY	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	WT245	<a href="#">Samples</a>
SN74AVC4T245PW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	<a href="#">Samples</a>
SN74AVC4T245PWE4	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	<a href="#">Samples</a>
SN74AVC4T245PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	<a href="#">Samples</a>
SN74AVC4T245PWRE4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	<a href="#">Samples</a>
SN74AVC4T245PWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	<a href="#">Samples</a>
SN74AVC4T245PWT	ACTIVE	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	<a href="#">Samples</a>
SN74AVC4T245PWTE4	ACTIVE	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	<a href="#">Samples</a>
SN74AVC4T245PWTEG4	ACTIVE	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	<a href="#">Samples</a>
SN74AVC4T245PWTEG4	ACTIVE	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	<a href="#">Samples</a>
SN74AVC4T245RGYR	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	WT245	<a href="#">Samples</a>



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AVC4T245RSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZWU	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN74AVC4T245 :**

- Automotive : [SN74AVC4T245-Q1](#)

**NOTE: Qualified Version Definitions:**

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74AVC4T245RSVR-NT	UQFN	RSV	16	3000	180.0	9.5	2.1	2.9	0.75	4.0	8.0	Q1
74AVC4T245RSVR-NT	UQFN	RSV	16	3000	180.0	8.4	2.0	2.8	0.7	4.0	8.0	Q1
SN74AVC4T245BQBR	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
SN74AVC4T245DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AVC4T245DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AVC4T245DYYR	SOT-23-THIN	DYY	16	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
SN74AVC4T245PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AVC4T245PWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AVC4T245RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1
SN74AVC4T245RSVR	UQFN	RSV	16	3000	178.0	13.5	2.1	2.9	0.75	4.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74AVC4T245RSVR-NT	UQFN	RSV	16	3000	189.0	185.0	36.0
74AVC4T245RSVR-NT	UQFN	RSV	16	3000	200.0	183.0	25.0
SN74AVC4T245BQBR	WQFN	BQB	16	3000	210.0	185.0	35.0
SN74AVC4T245DGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0
SN74AVC4T245DR	SOIC	D	16	2500	353.0	353.0	32.0
SN74AVC4T245DYYR	SOT-23-THIN	DYY	16	3000	336.6	336.6	31.8
SN74AVC4T245PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74AVC4T245PWT	TSSOP	PW	16	250	356.0	356.0	35.0
SN74AVC4T245RGYR	VQFN	RGY	16	3000	356.0	356.0	35.0
SN74AVC4T245RSVR	UQFN	RSV	16	3000	189.0	185.0	36.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN74AVC4T245D	D	SOIC	16	40	507	8	3940	4.32
SN74AVC4T245PW	PW	TSSOP	16	90	530	10.2	3600	3.5
SN74AVC4T245PWE4	PW	TSSOP	16	90	530	10.2	3600	3.5



4220314/C 02/2020

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT

RSV0016A

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 25X



4220314/C 02/2020

NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).

# EXAMPLE STENCIL DESIGN

RSV0016A

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 MM THICK STENCIL  
SCALE: 25X

4220314/C 02/2020

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



4040047-6/M 06/11

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  -  C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  -  D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AC.



4220204/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220204/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DGV (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

24 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.  
 D. Falls within JEDEC: 24/48 Pins – MO-153  
 14/16/20/56 Pins – MO-194

## GENERIC PACKAGE VIEW


**BQB 16**

**WQFN - 0.8 mm max height**


2.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4226161/A



**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.






# EXAMPLE STENCIL DESIGN

**BQB0016A**

**WQFN - 0.8 mm max height**

PLASTIC QUAD FLAT PACK-NO LEAD




**SOLDER PASTE EXAMPLE**  
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
 85% PRINTED COVERAGE BY AREA  
 SCALE: 20X

4224640/A 11/2018

NOTES: (continued)


- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




4224642/C 04/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
5. Reference JEDEC Registration MO-345, Variation AA




LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 20X



4224642/C 04/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 20X

4224642/C 04/2024

NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



4203539-3/1 06/2011

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - QFN (Quad Flatpack No-Lead) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
  - Package complies to JEDEC MO-241 variation BA.

RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD

**THERMAL INFORMATION**

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters

RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



4208122-3/P 03/14

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated