

SN74AVC4T774 構成可能な電圧レベルシフト機能と 3 ステート出力 (独立した方向制御入力付き) を備えた 4 ビット、デュアル電源バス トランシーバ

1 特長

- 各チャンネルに独立した DIR 制御入力
- 制御入力の V_{IH}/V_{IL} レベルは V_{CCA} 電圧を基準
- 完全に構成可能なデュアルレール設計により、1.1V ~ 3.6V の電源電圧の全範囲にわたって各ポートが動作可能
- I/O は 4.6V 許容です
- I_{off} により部分的パワーダウン モードでの動作をサポート
- データレート (標準値)
 - 380Mbps (1.8V から 3.3V への変換)
 - 200Mbps (<1.8V から 3.3V への変換)
 - 200Mbps (2.5V または 1.8V への変換)
 - 150Mbps (1.5V への変換)
 - 100Mbps (1.2V への変換)
- JESD 78、Class II 準拠で 100mA 超のラッチアップ性能
- 次の水準を上回る ESD 保護 (JESD 22 に準拠してテスト済み)
 - $\pm 8000V$ 、人体モデル (A114-A)
 - 250V、マシン モデル (A115-A)
 - $\pm 1500V$ 、デバイス帯電モデル (C101)

2 アプリケーション

- パーソナル エレクトロニクス
- 産業用
- エンタープライズ
- テレコム

3 概要

この 4 ビット非反転バス トランシーバは、設定可能な 2 本の独立した電源レールを使用します。A ポートは V_{CCA} に追従するように設計されています。 V_{CCA} ピンには、1.1V ~ 3.6V の電源電圧を入力できます。B ポートは、 V_{CCB} に追従する設計になっています。 V_{CCB} ピンには、1.1V ~ 3.6V の電源電圧を入力できます。SN74AVC4T774 は、 V_{CCA}/V_{CCB} を 1.4V ~ 3.6V に設定して動作させるように最適化されています。最低 1.2V の V_{CCA}/V_{CCB} で動作します。これにより、1.2V、1.5V、1.8V、2.5V、3.3V の任意の電圧ノード間での自在な低電圧双方向変換が可能です。

SN74AVC4T774 は、データバス間の非同期通信用に設計されています。方向制御 (DIR) 入力および出力イネー

ブル (\overline{OE}) 入力のロジックレベルに応じて、B ポート出力もしくは A ポート出力のいずれかがアクティブになるか、または、両方の出力ポートが高インピーダンスモードになります。本デバイスは、B ポート出力がアクティブになった場合、A バスから B バスにデータを転送し、A ポート出力がアクティブになった場合、B バスから A バスにデータを転送します。A ポートと B ポートの入力回路はどちらも常にアクティブであるため、これらのポートには論理 High または Low レベルを印加して、 I_{CC} と I_{CC2} が過剰に流れないようにする必要があります。

SN74AVC4T774 は、制御ピン (DIR1、DIR2、DIR3、DIR4、 \overline{OE}) が V_{CCA} から電源を供給されるように設計されています。このデバイスは、 I_{off} を使用する部分的パワーダウン アプリケーション用の動作が完全に規定されています。 I_{off} 回路で出力をディセーブルすることにより、電源切断時にデバイスに電流が逆流して損傷するのを回避できます。 V_{CC} 絶縁機能は、どちらかの V_{CC} 入力が高インピーダンス状態になると、両方のポートを確実に高インピーダンス状態にします。

電源投入または電源切断時に高インピーダンス状態を確保するため、 \overline{OE} はプルアップ抵抗経路で V_{CCA} に接続する必要があります。この抵抗の最小値は、ドライバの電流シンク能力によって決定されます。このデバイスは CMOS 入力であるため、それらの入力をフローティングにできないことは非常に重要です。入力が High (V_{CC}) 状態と Low (GND) 状態のどちらかに駆動されない場合、 I_{CC} 電流の期待値よりも大きい電流が流れてしまう可能性があります。フローティングにされた入力は、静電容量、基板レイアウト、パッケージのインダクタンス、周囲の環境など、多くの要因の影響を受けて特定の電位に落ち着くため、リーク電流を最小化するには、これらの入力が誤ったスイッチング状態にならないように、これらの入力を High と Low のどちらかのレベルに接続します。


パッケージ情報

部品番号	パッケージ (1)	パッケージ サイズ (2)
SN74AVC4T774	PW (TSSOP, 16)	5mm × 6.4mm
	RGY (VQFN, 16)	4mm × 3.5mm
	RSV (UQFN, 16)	2.6mm × 1.8mm
	BQB (WQFN, 16)	3.5mm × 2.5mm
	DYY (SOT, 16)	4.2mm × 2mm

(1) 詳細は、セクション 11 を参照してください。

(2) パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。






代表的なアプリケーション回路図

Table of Contents

1 特長	1	7.1 Overview.....	15
2 アプリケーション	1	7.2 Functional Block Diagram.....	15
3 概要	1	7.3 Feature Description.....	15
4 Pin Configuration and Functions	4	7.4 Device Functional Modes.....	15
5 Specifications	6	8 Application and Implementation	16
5.1 Absolute Maximum Ratings	6	8.1 Application Information.....	16
5.2 ESD Ratings	6	8.2 Typical Application.....	16
5.3 Recommended Operating Conditions	6	8.3 Power Supply Recommendations.....	17
5.4 Thermal Information.....	7	8.4 Layout.....	17
5.5 Electrical Characteristics	8	9 Device and Documentation Support	19
5.6 Switching Characteristics: VCCA = 1.2V ± 0.1V	9	9.1 Documentation Support.....	19
5.7 Switching Characteristics: VCCA = 1.5V ± 0.1V	9	9.2 ドキュメントの更新通知を受け取る方法.....	19
5.8 Switching Characteristics: VCCA = 1.8V ± 0.15V	10	9.3 サポート・リソース.....	19
5.9 Switching Characteristics: VCCA = 2.5V ± 0.2V	10	9.4 Trademarks.....	19
5.10 Switching Characteristics: VCCA = 3.3V ± 0.3V	11	9.5 静電気放電に関する注意事項.....	19
5.11 Typical Characteristics.....	12	9.6 用語集.....	19
6 Parameter Measurement Information	13	10 Revision History	20
6.1 Load Circuit and Voltage Waveforms.....	13	11 Mechanical, Packaging, and Orderable Information	20
7 Detailed Description	15		

4 Pin Configuration and Functions



A. Shown for a single channel

图 4-1. PW Package, 16-Pin TSSOP (Top View)




图 4-3. RGY Package, 16-Pin VQFN (Top View)




图 4-2. DYY Package, 16-Pin SOT (Top View)




图 4-4. RSV Package, 16-Pin UQFN (Top View)




图 4-5. BQB Package, 16-Pin WQFN, Transparent (Top View)

表 4-1. Pin Functions

NAME	PIN		TYPE	DESCRIPTION
	PW, RGY BQB, DYY	RSV		
DIR1	1	15	I	Direction-control input referenced to V_{CCA} , controls signal flow for the first (A1/B1) I/O channels.
DIR2	2	16	I	Direction-control input referenced to V_{CCA} , controls signal flow for the second (A2/B2) I/O channels.
A1	3	1	I/O	Input/output A1. Referenced to V_{CCA} .
A2	4	2	I/O	Input/output A2. Referenced to V_{CCA} .
A3	5	3	I/O	Input/output A3. Referenced to V_{CCA} .
A4	6	4	I/O	Input/output A4. Referenced to V_{CCA} .
DIR3	7	5	I	Direction-control input referenced to V_{CCA} , controls signal flow for the third (A3/B3) I/O channels.
DIR4	8	6	I	Direction-control input referenced to V_{CCA} , controls signal flow for the fourth (A4/B4) I/O channels.
\overline{OE}	9	7	I	3-state output-mode enables. Pull \overline{OE} high to place all outputs in 3-state mode. Referenced to V_{CCA} .
GND	10	8	—	Ground.
B4	11	9	I/O	Input/output B4. Referenced to V_{CCB} .
B3	12	10	I/O	Input/output B3. Referenced to V_{CCB} .
B2	13	11	I/O	Input/output B2. Referenced to V_{CCB} .
B1	14	12	I/O	Input/output B1. Referenced to V_{CCB} .
V_{CCB}	15	13	—	B-port supply voltage. $1.1V \leq V_{CCB} \leq 3.6V$.
V_{CCA}	16	14	—	A-port supply voltage. $1.1V \leq V_{CCA} \leq 3.6V$.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT	
VCCA VCCB	Supply voltage		-0.5	4.6	V	
VI	Input voltage range ⁽²⁾	I/O ports (A port)	-0.5	4.6	V	
		I/O ports (B port)	-0.5	4.6		
		Control inputs	-0.5	4.6		
VO	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾	A port	-0.5	4.6	V	
		B port	-0.5	4.6		
VO	Voltage range applied to any output in the high or low state ⁽²⁾ ⁽³⁾	A port	-0.5	VCCA + 0.5	V	
		B port	-0.5	VCCB + 0.5		
IIC	Input clamp current	VI < 0		-50	mA	
IOK	Output clamp current	VO < 0		-50	mA	
IO	Continuous output current			±50	mA	
	Continuous current through VCCA, VCCB, or GND			±100	mA	
TJ	Junction temperature			150	°C	
Tstg	Storage temperature			-65	150	°C

(1) Stresses beyond those listed under [Absolute Maximum Ratings](#) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under [Recommended Operating Conditions](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The output positive-voltage rating may be exceeded up to 4.6V maximum if the output current rating is observed.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±8000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	
		Machine model (A115-A)	250	

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)^{(1) (2) (3)}

			V _{CCI}	V _{CCO}	MIN	MAX	UNIT
V _{CCA}	Supply voltage				1.1	3.6	V
V _{CCB}	Supply voltage				1.1	3.6	V
V _{IH}	High-level input voltage	Data inputs ⁽⁴⁾	1.1V to 1.95V		V _{CCI} × 0.65		V
			1.95V to 2.7V		1.6		
			2.7V to 3.6V		2		
V _{IL}	Low-level input voltage	Data inputs ⁽⁴⁾	1.1V to 1.95V		V _{CCI} × 0.35		V
			1.95V to 2.7V		0.7		
			2.7V to 3.6V		0.8		
V _{IH}	High-level input voltage	Control Inputs (referenced to V _{CCA}) ⁽⁵⁾ (DIRx, \overline{OE})	1.1V to 1.95V		V _{CCA} × 0.65		V
			1.95V to 2.7V		1.6		
			2.7V to 3.6V		2		

5.3 Recommended Operating Conditions (続き)

over operating free-air temperature range (unless otherwise noted)⁽¹⁾ ⁽²⁾ ⁽³⁾

			V _{CCI}	V _{CCO}	MIN	MAX	UNIT	
V _{IL}	Low-level input voltage	Control Inputs (referenced to V _{CCA}) ⁽⁵⁾ (DIRx, OE)	1.1V to 1.95V		V _{CCA} × 0.35		V	
			1.95V to 2.7V		0.7			
			2.7V to 3.6V		0.8			
V _I	Input voltage				0	3.6	V	
V _O	Output voltage	Active state			0	V _{CCO}	V	
		3-state			0	3.6		
I _{OH}	High-level output current			1.1V to 1.3V		-3		mA
				1.4V to 1.6V		-6		
				1.65V to 1.95V		-8		
				2.3V to 2.7V		-9		
				3V to 3.6V		-12		
I _{OL}	Low-level output current			1.1V to 1.3V		3		mA
				1.4V to 1.6V		6		
				1.65V to 1.95V		8		
				2.3V to 2.7V		9		
				3V to 3.6V		12		
Δt/Δv	Input transition rise or fall rate					5	ns/V	
T _A	Operating free-air temperature				-40	85	°C	

- (1) V_{CCI} is the V_{CC} associated with the input port.
- (2) V_{CCO} is the V_{CC} associated with the output port.
- (3) All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the [Implications of Slow or Floating CMOS Inputs application report](#).
- (4) For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7V, V_{IL} max = V_{CCI} × 0.3V
- (5) For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCA} × 0.7V, V_{IL} max = V_{CCA} × 0.3V

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		SN74AVC4T774					UNIT
		RGY (VQFN)	RSV (UQFN)	DYY (SOT)	BQB (WQFN)	PW (TSSOP)	
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	68.8	139.2	163.4	79.1	102.8	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	70.6	64.9	90.0	77.5	35.9	°C/W
R _{θJB}	Junction-to-board thermal resistance	45	67.7	93.1	49.0	57.5	°C/W
Y _{JT}	Junction-to-top characterization parameter	11.9	1.7	10.9	7.3	1.6	°C/W
Y _{JB}	Junction-to-board characterization parameter	44.7	67.4	92.1	48.9	56.9	°C/W
R _{θJC(bottom)}	Junction-to-case (bottom) thermal resistance	28.2	N/A	N/A	26.4	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)^{(1) (2) (3)}

PARAMETER	TEST CONDITIONS	V_{CCA}	V_{CCB}	TA = 25°C			–40°C to 85°C			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
V_{OH}	$I_{OH} = -100\mu A$ $I_{OH} = -3mA$ $I_{OH} = -6mA$ $I_{OH} = -8mA$ $I_{OH} = -9mA$ $I_{OH} = -12mA$	$V_I = V_{IH}$	1.1V to 3.6V	1.1V to 3.6V				$V_{CCO} - 0.2$	V	
			1.2V	1.2V	0.95					
			1.4V	1.4V			1.05			
			1.65V	1.65V			1.2			
			2.3V	2.3V			1.75			
			3V	3V			2.3			
V_{OL}	$I_{OL} = 100\mu A$ $I_{OL} = 3mA$ $I_{OL} = 6mA$ $I_{OL} = 8mA$ $I_{OL} = 9mA$ $I_{OL} = 12mA$	$V_I = V_{IL}$	1.1V to 3.6V	1.1V to 3.6V				0.2	V	
			1.2V	1.2V	0.25					
			1.4V	1.4V			0.35			
			1.65V	1.65V			0.45			
			2.3V	2.3V			0.55			
			3V	3V			0.7			
I_I	Control inputs	$V_I = V_{CCA}$ or GND	1.1V to 3.6V	1.1V to 3.6V	± 0.025	± 0.25		± 1	μA	
I_{off}	A or B port	V_I or $V_O = 0$ to 3.6V	0V	0V to 3.6V	± 0.1	± 1		± 5	μA	
			0V to 3.6V	0V	± 0.1	± 1	± 5			
I_{OZ}	A or B port	$V_O = V_{CCO}$ or GND, $V_I = V_{CCI}$ or GND, $OE = V_{IH}$	3.6V	3.6V	± 0.5	± 2.5		± 5	μA	
I_{CCA}		$V_I = V_{CCI}$ or GND, $I_O = 0$	1.1V to 3.6V	1.1V to 3.6V				8	μA	
			0V	0V to 3.6V			-2			
			0V to 3.6V	0V			8			
I_{CCB}		$V_I = V_{CCI}$ or GND, $I_O = 0$	1.1V to 3.6V	1.1V to 3.6V				8	μA	
			0V	0V to 3.6V			8			
			0V to 3.6V	0V			-2			
$I_{CCA} + I_{CCB}$		$V_I = V_{CCI}$ or GND, $I_O = 0$	1.1V to 3.6V	1.1V to 3.6V				16	μA	
C_i	Control inputs	$V_I = 3.3V$ or GND	3.3V	3.3V	2.5			4.5	pF	
C_{io}	A or B port	$V_O = 3.3V$ or GND	3.3V	3.3V	5			7	pF	

(1) V_{CCI} is the V_{CC} associated with the input port.

(2) V_{CCO} is the V_{CC} associated with the output port.

(3) All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the [Implications of Slow or Floating CMOS Inputs](#) application report.

5.6 Switching Characteristics: VCCA = 1.2V ± 0.1V

See Figure 8-1 and Table 8-1 for test circuit and loading. See Figure 8-2, Figure 8-3, and Figure 8-4 for measurement waveforms.

PARAMETER	PARAMETER	FROM	TO	Test Conditions	V _{CCB} = 1.2V ± 0.1V		V _{CCB} = 1.5V ± 0.1V		V _{CCB} = 1.8V ± 0.15V		V _{CCB} = 2.5V ± 0.2V		V _{CCB} = 3.3V ± 0.3V		UNIT
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	t _{PLH}	A	B	-40°C to 85°C	2	7.5	1.5	5.5	1	4.5	1	4	0.5	4	ns
t _{PHL}	t _{PHL}				1.5	5.5	1	4	1	4	0.5	4.5	0.5	6	
t _{PLH}	t _{PLH}	B	A		2	7	1.5	6.5	1	6	1	6	1	6	
t _{PHL}	t _{PHL}				1.5	5.5	1	5	1	4.5	0.5	4	0.5	4	
t _{PZH}	t _{PZH}	OE	A		2.5	8	2	8	1	8	1	8	1	8.5	
t _{PZL}	t _{PZL}				2.5	9	2	9	1.5	9	1	9	1	9	
t _{PZH}	t _{PZH}	OE	B		2	7.5	1.5	5.5	1	6.5	1	9.5	0.5	30	
t _{PZL}	t _{PZL}				2.5	8.5	1.5	6.5	1	7	1	8.5	0.5	24	
t _{PHZ}	t _{PHZ}	OE	A		3	6.5	2	6.5	2	6.5	1.5	6.5	2	6.5	
t _{PLZ}	t _{PLZ}				3	6.5	2.5	6.5	2.5	6.5	2	6.5	2	6.5	
t _{PHZ}	t _{PHZ}	OE	B		3	6	2.5	5.5	2	6	1.5	5	2	6.5	
t _{PLZ}	t _{PLZ}				3	6	2.5	5.5	2.5	5.5	1.5	5	2	6	

5.7 Switching Characteristics: VCCA = 1.5V ± 0.1V

See Figure 8-1 and Table 8-1 for test circuit and loading. See Figure 8-2, Figure 8-3, and Figure 8-4 for measurement waveforms.

PARAMETER	PARAMETER	FROM	TO	V _{CCB} = 1.2V ± 0.1V		V _{CCB} = 1.5V ± 0.1V		V _{CCB} = 1.8V ± 0.15V		V _{CCB} = 2.5V ± 0.2V		V _{CCB} = 3.3V ± 0.3V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	t _{PLH}	A	B	1.5	6.5	0.3	6.3	0.3	5.2	0.4	4.2	0.4	4.2	ns
t _{PHL}	t _{PHL}			1.5	4.5	0.3	6.3	0.3	5.2	0.4	4.2	0.4	4.2	
t _{PLH}	t _{PLH}	B	A	1.5	5	0.7	6.3	0.5	6	0.4	5.7	0.3	5.6	ns
t _{PHL}	t _{PHL}			1.5	4	0.7	6.3	0.5	6	0.4	5.7	0.3	5.6	
t _{PZH}	t _{PZH}	OE	A	1.5	5	1.4	9.6	1.1	9.5	0.7	9.4	0.4	9.4	ns
t _{PZL}	t _{PZL}			2	5.5	1.4	9.6	1.1	9.5	0.7	9.4	0.4	9.4	
t _{PZH}	t _{PZH}	OE	B	2	6.5	1.4	9.6	1.1	7.7	0.9	5.8	0.9	5.6	ns
t _{PZL}	t _{PZL}			2	7.5	1.4	9.6	1.1	7.7	0.9	5.8	0.9	5.6	
t _{PHZ}	t _{PHZ}	OE	A	2	5	1.8	10.2	1.5	10.2	1.3	10.2	1.6	10.2	ns
t _{PLZ}	t _{PLZ}			2.5	4.5	1.8	10.2	1.5	10.2	1.3	10.2	1.6	10.2	
t _{PHZ}	t _{PHZ}	OE	B	3	5.5	1.9	10.3	1.9	9.1	1.4	7.4	1.2	7.6	ns
t _{PLZ}	t _{PLZ}			3	5.5	1.9	10.3	1.9	9.1	1.4	7.4	1.2	7.6	

5.8 Switching Characteristics: $V_{CCA} = 1.8V \pm 0.15V$

See Figure 8-1 and Table 8-1 for test circuit and loading. See Figure 8-2, Figure 8-3, and Figure 8-4 for measurement waveforms.

PARAMETER	PARAMETER	FROM	TO	Test Conditions	$V_{CCB} = 1.2V \pm 0.1V$		$V_{CCB} = 1.5V \pm 0.1V$		$V_{CCB} = 1.8V \pm 0.15V$		$V_{CCB} = 2.5V \pm 0.2V$		$V_{CCB} = 3.3V \pm 0.3V$		UNIT
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	t_{PLH}	A	B	-40°C to 85°C	1.5	6.5	0.3	6.3	0.3	5.2	0.4	4.2	0.4	4.2	ns
t_{PHL}	t_{PHL}				1	4.5	0.3	6.3	0.3	5.2	0.4	4.2	0.4	4.2	
t_{PLH}	t_{PLH}	B	A		1.5	6	0.7	6.3	0.5	6	0.4	5.7	0.3	5.6	
t_{PHL}	t_{PHL}				1	4.5	0.7	6.3	0.5	6	0.4	5.7	0.3	5.6	
t_{PZH}	t_{PZH}	\overline{OE}	A		1	6.5	1.4	9.6	1.1	9.5	0.7	9.4	0.4	9.4	
t_{PZL}	t_{PZL}				1.5	7.5	1.4	9.6	1.1	9.5	0.7	9.4	0.4	9.4	
t_{PZH}	t_{PZH}	\overline{OE}	B		2	6	1.4	9.6	1.1	7.7	0.9	5.8	0.9	5.6	
t_{PZL}	t_{PZL}				2	7	1.4	9.6	1.1	7.7	0.9	5.8	0.9	5.6	
t_{PHZ}	t_{PHZ}	\overline{OE}	A		2	6	1.8	10.2	1.5	10.2	1.3	10.2	1.6	10.2	
t_{PLZ}	t_{PLZ}				2.5	5.5	1.8	10.2	1.5	10.2	1.3	10.2	1.6	10.2	
t_{PHZ}	t_{PHZ}	\overline{OE}	B		2.5	5	1.9	10.3	1.9	9.1	1.4	7.4	1.2	7.6	
t_{PLZ}	t_{PLZ}				2.5	5	1.9	10.3	1.9	9.1	1.4	7.4	1.2	7.6	

5.9 Switching Characteristics: $V_{CCA} = 2.5V \pm 0.2V$

See Figure 8-1 and Table 8-1 for test circuit and loading. See Figure 8-2, Figure 8-3, and Figure 8-4 for measurement waveforms.



PARAMETER	PARAMETER	FROM	TO	$V_{CCB} = 1.2V \pm 0.1V$		$V_{CCB} = 1.5V \pm 0.1V$		$V_{CCB} = 1.8V \pm 0.15V$		$V_{CCB} = 2.5V \pm 0.2V$		$V_{CCB} = 3.3V \pm 0.3V$		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	t_{PLH}	A	B	1.5	6.5	0.1	5.7	0.1	4.6	0.2	3.5	0.1	3.6	ns
t_{PHL}	t_{PHL}			1	4.5	0.1	5.7	0.1	4.6	0.2	3.5	0.1	3.6	
t_{PLH}	t_{PLH}	B	A	1.5	4	0.6	4.2	0.4	3.9	0.2	3.4	0.2	3.3	ns
t_{PHL}	t_{PHL}			1	5	0.6	4.2	0.4	3.9	0.2	3.4	0.2	3.3	
t_{PZH}	t_{PZH}	\overline{OE}	A	1	2.5	0.7	6.5	0.7	5.2	0.6	4.8	0.4	4.8	ns
t_{PZL}	t_{PZL}			1	3	0.7	6.5	0.7	5.2	0.6	4.8	0.4	4.8	
t_{PZH}	t_{PZH}	\overline{OE}	B	1.5	6	0.9	8.8	0.8	7	0.6	4.8	0.6	4	ns
t_{PZL}	t_{PZL}			2	7	0.9	8.8	0.8	7	0.6	4.8	0.6	4	
t_{PHZ}	t_{PHZ}	\overline{OE}	A	1.5	3.5	1	8.4	1	8.4	1	6.2	1	6.6	ns
t_{PLZ}	t_{PLZ}			2	3.5	1	8.4	1	8.4	1	6.2	1	6.6	
t_{PHZ}	t_{PHZ}	\overline{OE}	B	2	5	1.5	9.4	1.3	8.2	1.1	6.2	0.9	5.2	ns
t_{PLZ}	t_{PLZ}			2.5	5	1.5	9.4	1.3	8.2	1.1	6.2	0.9	5.2	

5.10 Switching Characteristics: $V_{CCA} = 3.3V \pm 0.3V$

See Figure 8-1 and Table 8-1 for test circuit and loading. See Figure 8-2, Figure 8-3, and Figure 8-4 for measurement waveforms.

PARAMETER	PARAMETER	FROM	TO	$V_{CCB} = 1.2V \pm 0.1V$		$V_{CCB} = 1.5V \pm 0.1V$		$V_{CCB} = 1.8V \pm 0.15V$		$V_{CCB} = 2.5V \pm 0.2V$		$V_{CCB} = 3.3V \pm 0.3V$		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	t_{PLH}	A	B	1.5	6	0.1	5.6	0.1	4.5	0.1	3.3	0.1	2.9	ns
t_{PHL}	t_{PHL}			1	4	0.1	5.6	0.1	4.5	0.1	3.3	0.1	2.9	
t_{PLH}	t_{PLH}	B	A	1.5	4	0.6	4.2	0.4	3.4	0.2	3	0.1	2.8	ns
t_{PHL}	t_{PHL}			1.5	7.5	0.6	4.2	0.4	3.4	0.2	3	0.1	2.8	
t_{PZH}	t_{PZH}	\overline{OE}	A	1	2.5	0.6	8.7	0.6	5.2	0.6	3.8	0.4	3.8	ns
t_{PZL}	t_{PZL}			1	2.5	0.6	8.7	0.6	5.2	0.6	3.8	0.4	3.8	
t_{PZH}	t_{PZH}	\overline{OE}	B	1.5	6	0.8	8.7	0.6	6.8	0.5	4.7	0.5	3.8	ns
t_{PZL}	t_{PZL}			1.5	7	0.8	8.7	0.6	6.8	0.5	4.7	0.5	3.8	
t_{PHZ}	t_{PHZ}	\overline{OE}	A	2	4	0.7	9.3	0.7	8.3	0.7	5.6	0.7	6.6	ns
t_{PLZ}	t_{PLZ}			2	4	0.7	9.3	0.7	8.3	0.7	5.6	0.7	6.6	
t_{PHZ}	t_{PHZ}	\overline{OE}	B	2	5	1.4	9.3	1.2	8.1	1	6.4	0.8	6.2	ns
t_{PLZ}	t_{PLZ}			2	4.5	1.4	9.3	1.2	8.1	1	6.4	0.8	6.2	

5.11 Typical Characteristics




6 Parameter Measurement Information

6.1 Load Circuit and Voltage Waveforms

Unless otherwise noted, all input pulses are supplied by generators having the following characteristics:

- $f = 10\text{MHz}$
- $Z_O = 50\Omega$
- $\Delta t/\Delta V \leq 1\text{ns/V}$



A. C_L includes probe and jig capacitance.



図 6-1. Load Circuit

表 6-1. Load Circuit Parameters

Test Parameter		S_1
t_{pd}	Propagation (delay) time	Open
t_{PZL}, t_{PLZ}	Enable time, disable time	$2 \times V_{CCO}$
t_{PZH}, t_{PHZ}	Enable time, disable time	GND

表 6-2. Load Circuit Conditions

V_{CCO}	R_L	C_L	V_{TP}
$1.2\text{V} \pm 0.1\text{V}$	$2\text{k}\Omega$	15pF	0.1V
$1.5\text{V} \pm 0.1\text{V}$	$2\text{k}\Omega$	15pF	0.1V
$1.8\text{V} \pm 0.15\text{V}$	$2\text{k}\Omega$	15pF	0.15V
$2.5\text{V} \pm 0.2\text{V}$	$2\text{k}\Omega$	15pF	0.15V
$3.3\text{V} \pm 0.3\text{V}$	$2\text{k}\Omega$	15pF	0.3V



- Output waveform on the condition that input is driven to a valid Logic Low.
- Output waveform on the condition that input is driven to a valid Logic High.
- V_{CCO} is the supply pin associated with the output port.
- V_{OH} and V_{OL} are typical output voltage levels with specified R_L , C_L , and S_1 .
- t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- t_{PZL} and t_{PZH} are the same as t_{en} .

Figure 6-4. Enable Time And Disable Time

7 Detailed Description

7.1 Overview

The SN74AVC4T774 is a 4-bit, dual-supply, noninverting, bi-directional voltage level translation. Pins An and control pins (DIR1, DIR2, DIR3, DIR4 and \overline{OE}) are support by V_{CCA} and pins Bn are support by V_{CCB} . The A port is able to accept I/O voltages ranging from 1.1V to 3.6V, while the B port can accept I/O voltages from 1.1V to 3.6V. A high on DIR allows data transmission from An to Bn and a low on DIR allows data transmission from B to A when \overline{OE} is set to low. When \overline{OE} is set to high, both An and Bn are in the high-impedance state.

7.2 Functional Block Diagram




図 7-1. Logic Diagram (Positive Logic)

7.3 Feature Description

7.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.1V to 3.6V Power-Supply Range

Both V_{CCA} and V_{CCB} can be supplied at any voltage between 1.1V and 3.6V making the device suitable for translating between any of the low-voltage nodes (1.2V, 1.8V, 2.5V and 3.3V).

7.3.2 Support High-Speed Translation

SN74AVC4T774 can support high data rate application. The translated signal data rate can be up to 380Mbps when signal is translated from 1.8V to 3.3V.

7.3.3 I_{off} Supports Partial-Power-Down Mode Operation

I_{off} prevents backflow current by disabling I/O output circuits when device is in partial-power-down mode.

7.4 Device Functional Modes

表 7-1. Function Table (Each Bit)

CONTROL INPUTS		OUTPUT CIRCUITS		OPERATION
\overline{OE}	DIR	A PORT	B PORT	
L	L	Enabled	Hi-Z	B data to A data
L	H	Hi-Z	Enabled	A data to B data
H	X	Hi-Z	Hi-Z	Isolation

8 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The SN74AVC4T774 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The device is designed for use in applications where a push-pull driver is connected to the data I/Os. The max data rate can be up to 380Mbps when the device translate signal is from 1.8V to 3.3V.

8.2 Typical Application




図 8-1. Typical Application of the SN74AVC4T774

8.2.1 Design Requirements

For this design example, use the parameters listed in 表 8-1.

表 8-1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE
Input Voltage Range	1.1V to 3.6V
Output Voltage Range	1.1V to 3.6V

8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
 - Use the supply voltage of the device that is driving the SN74AVC4T774 device to determine the input voltage range. For a valid logic high, the value must exceed the V_{IH} of the input port. For a valid logic low, the value must be less than the V_{IL} of the input port.
- Output voltage range
 - Use the supply voltage of the device that the SN74AVC4T774 device is driving to determine the output voltage range.

8.2.3 Application Curve




図 8-2. Translation Up (1.2 V to 3.3 V) at 2.5 MHz

8.3 Power Supply Recommendations

The SN74AVC4T774 device uses two separate configurable power-supply rails, V_{CCA} and V_{CCB} . V_{CCA} accepts any supply voltage from 1.1V to 3.6V and V_{CCB} accepts any supply voltage from 1.1V to 3.6V. The A port and B port are designed to track V_{CCA} and V_{CCB} respectively allowing for low-voltage, bi-directional translation between any of the 1.2V, 1.5V, 1.8V, 2.5V and 3.3V voltage nodes.

The output-enable \overline{OE} input circuit is designed so that it is supplied by V_{CCA} and when the \overline{OE} input is high, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power-up or power-down, the \overline{OE} input pin must be tied to V_{CCA} through a pullup resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pullup resistor to V_{CCA} is determined by the current-sinking capability of the driver.


8.4 Layout

8.4.1 Layout Guidelines

For reliability of the device, following common printed-circuit board layout guidelines are recommended:

- Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.
- Placing pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depending on the system requirements

8.4.2 Layout Example



8-3. PCB Layout Example

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA application report](#)
- Texas Instruments, [AVC Logic Family Technology and Applications application report](#)
- Texas Instruments, [AVC Advanced Very-Low-Voltage CMOS Logic Data Book, March 2000 data book](#)
- Texas Instruments, [Dynamic Output Control \(DOC\) Circuitry Technology And Applications \(Rev. B\) application report](#)
- Texas Instruments, [Introduction to Logic application report](#)
- Texas Instruments, [LCD Module Interface Application Clip brochure](#)
- Texas Instruments, [Logic Cross-Reference application note](#)
- Texas Instruments, [Logic Guide marketing selection guide](#)
- Texas Instruments, [LOGIC Pocket Data Book data book](#)
- Texas Instruments, [Selecting the Right Level Translation Solution application report](#)
- Texas Instruments, [Semiconductor Packing Material Electrostatic Discharge \(ESD\) Protection application report](#)
- Texas Instruments, [Solving CMOS Transition Rate Issues Using Schmitt Trigger Solution white paper](#)
- Texas Instruments, [Standard Linear & Logic for PCs, Servers & Motherboards brochure](#)
- Texas Instruments, [TI Tablet Solutions solution guide](#)
- Texas Instruments, [Understanding and Interpreting Standard-Logic Data Sheets application report](#)
- Texas Instruments, [Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards application report](#)

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

9.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.
すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

[テキサス・インスツルメンツ用語集](#)

この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision H (May 2024) to Revision I (February 2025)	Page
• Updated RGY and PW thermal information.....	7

Changes from Revision G (May 2021) to Revision H (March 2024)	Page
• BQB および DYY パッケージをデータシートに追加.....	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2025, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
74AVC4T774RSVR-NT	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZVK	Samples
74AVC4T774RSVRG4	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZVK	Samples
SN74AVC4T774BQBR	ACTIVE	WQFN	BQB	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	WT774	Samples
SN74AVC4T774DYR	ACTIVE	SOT-23-THIN	DYY	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	WT774	Samples
SN74AVC4T774PW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT774	Samples
SN74AVC4T774PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT774	Samples
SN74AVC4T774RGYR	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	WT774	Samples
SN74AVC4T774RSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZVK	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AVC4T774 :

- Automotive : [SN74AVC4T774-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74AVC4T774RSVR-NT	UQFN	RSV	16	3000	180.0	9.5	2.1	2.9	0.75	4.0	8.0	Q1
SN74AVC4T774BQBR	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
SN74AVC4T774DYYR	SOT-23-THIN	DYY	16	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
SN74AVC4T774PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AVC4T774RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1
SN74AVC4T774RSVR	UQFN	RSV	16	3000	178.0	13.5	2.1	2.9	0.75	4.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74AVC4T774RSVR-NT	UQFN	RSV	16	3000	189.0	185.0	36.0
SN74AVC4T774BQBR	WQFN	BQB	16	3000	210.0	185.0	35.0
SN74AVC4T774DYR	SOT-23-THIN	DYY	16	3000	336.6	336.6	31.8
SN74AVC4T774PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74AVC4T774RGYR	VQFN	RGY	16	3000	356.0	356.0	35.0
SN74AVC4T774RSVR	UQFN	RSV	16	3000	189.0	185.0	36.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN74AVC4T774PW	PW	TSSOP	16	90	530	10.2	3600	3.5



4220204/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220204/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


RSV 16

UQFN - 0.55 mm max height

1.8 x 2.6, 0.4 mm pitch


ULTRA THIN QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4231225/A


RSV0016A



PACKAGE OUTLINE

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


RSV0016A

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 25X



4220314/C 02/2020

NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

RSV0016A

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 25X

4220314/C 02/2020

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

GENERIC PACKAGE VIEW

BQB 16

WQFN - 0.8 mm max height

2.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4226161/A



4224640/A 11/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



4224642/D 07/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
5. Reference JEDEC Registration MO-345, Variation AA



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



4224642/D 07/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 20X

4224642/D 07/2024

NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
 - G. Package complies to JEDEC MO-241 variation BA.

RGY (R-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters

RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



4208122-3/P 03/14

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、ます。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated