


### FEATURES

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Control Input Levels
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II



See mechanical drawings for dimensions.

### **DESCRIPTION/ORDERING INFORMATION**

The SN74CBTD1G384 features a single high-speed line switch. The switch is disabled when the output-enable  $\overline{(OE)}$  input is high. A diode to V<sub>CC</sub> is integrated on the chip to allow for level shifting from 5-V signals at the device inputs to 3.3-V signals at the device outputs.

#### ORDERING INFORMATION

T <sub>A</sub>	PACK	AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>(2)</sup>
		Reel of 3000	SN74CBTD1G384DBVR	P*P
	SOT (SOT-23) – DBV	Reel of 250	SN74CBTD1G384DBVT	P8D_
–40°C to 85°C		Reel of 3000	SN74CBTD1G384DCKR	<b>D</b> 2
	SOT (SC-70) – DCK	Reel of 250	SN74CBTD1G384DCKT	P8_


(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) The actual top-side marking has one additional character that designates the assembly/test site.

#### **FUNCTION TABLE**

		FUNCTION
	L	A port = B port
	Н	Disconnect

#### LOGIC DIAGRAM (POSITIVE LOGIC)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCDS066K-JULY 1998-REVISED JUNE 2006

#### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
$V_{CC}$	Supply voltage range			-0.5	7	V
VI	Input voltage range <sup>(2)</sup>			-0.5	7	V
	Continuous channel current				128	mA
I <sub>IK</sub>	Input clamp current	V <sub>I/O</sub> < 0			-50	mA
0	Decline we there exists a decler $(3)$	DBV package			206	0000
$\theta_{JA}$	Package thermal impedance <sup>(3)</sup>	DCK package		-0.5 120 -50 200 255	252	°C/W
T <sub>stg</sub>	Storage temperature range	· ·		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. (2)

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

### Recommended Operating Conditions<sup>(1)(2)</sup>

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	4.5	5.5	V
$V_{\text{IH}}$	High-level control input voltage	2		V
$V_{\text{IL}}$	Low-level control input voltage		0.8	V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

(1) All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

In applications with fast edge rates, multiple outputs switching, and operating at high frequencies, the output may have little or no (2) level-shifting effect.

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER		TEST COND	MIN TYP <sup>(1)</sup>	MAX	UNIT	
V <sub>IK</sub>		$V_{CC} = 4.5 V,$	I <sub>I</sub> = -18 mA			-1.2	V
V <sub>OH</sub>		See Figure 2					
I <sub>I</sub>		$V_{CC} = 5.5 V,$	$V_I = 5.5 \text{ V or GND}$			±1	μA
I <sub>CC</sub>		$V_{CC} = 5.5 V,$	I <sub>O</sub> = 0,	$V_{I} = V_{CC}$ or GND		1.5	mA
$\Delta I_{CC}^{(2)}$	Control input	$V_{CC} = 5.5 V,$	One input at 3.4 V,	Other inputs at $V_{CC}$ or GND		2.5	mA
Ci	Control input	$V_{I} = 3 V \text{ or } 0$			2		pF
Cio(OFF)		$V_{O} = 3 V \text{ or } 0,$	$\overline{OE} = V_{CC}$		3.5		pF
			$\mathcal{V} = 0$	I <sub>I</sub> = 64 mA	5	7	
r <sub>on</sub> <sup>(3)</sup>		$V_{CC} = 4.5 V$	$V_{I} = 0$	I <sub>I</sub> = 30 mA	5	7	Ω
			V <sub>I</sub> = 2.4 V,	l <sub>l</sub> = 15 mA	35	50	

(1)

(2)

All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than  $V_{CC}$  or GND. Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. On-state resistance is (3) determined by the lower of the voltages of the two (A or B) terminals.

### **Switching Characteristics**


over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	МАХ	UNIT
t <sub>pd</sub> <sup>(1)</sup>	A or B	B or A		0.25	ns
t <sub>en</sub>	ŌĒ	A or B	2	5.9	ns
t <sub>dis</sub>	ŌĒ	A or B	1	4.7	ns

(1) The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

### SN74CBTD1G384 SINGLE FET BUS SWITCH WITH LEVEL SHIFTING

SCDS066K-JULY 1998-REVISED JUNE 2006



#### PARAMETER MEASUREMENT INFORMATION

₩ Texas Instruments

www.ti.com

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 Mhz, Z<sub>0</sub> = 50 Ω, t<sub>r</sub> ≤ 2.5 ns, t<sub>f</sub> ≤ 2.5 ns.

D. The output ismeasured with one input transition per measurement.

E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .

F.  $t_{PZL}$  and  $t_{PZH}$  are the asme as  $t_{en}$ .

G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

#### Figure 1. Load Circuit and Voltage Waveforms

SCDS066K-JULY 1998-REVISED JUNE 2006

### **TYPICAL CHARACTERISTICS**


ji,

Ins

Texas

www.ti.com

TRUMENTS





### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN74CBTD1G384DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(P8DG, P8DJ, P8DS)	Samples
SN74CBTD1G384DBVT	NRND	SOT-23	DBV	5	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(P8DJ, P8DS)	
SN74CBTD1G384DCKR	NRND	SC70	DCK	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(P8J, P8S)	
SN74CBTD1G384DCKT	NRND	SC70	DCK	5	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(P8J, P8S)	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	t.											
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CBTD1G384DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74CBTD1G384DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74CBTD1G384DBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74CBTD1G384DBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74CBTD1G384DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74CBTD1G384DCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74CBTD1G384DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74CBTD1G384DCKT	SC70	DCK	5	250	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3



www.ti.com

## PACKAGE MATERIALS INFORMATION

13-Aug-2023



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)			
SN74CBTD1G384DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0			
SN74CBTD1G384DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0			
SN74CBTD1G384DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0			
SN74CBTD1G384DBVT	SOT-23	DBV	5	250	202.0	201.0	28.0			
SN74CBTD1G384DCKR	SC70	DCK	5	3000	180.0	180.0	18.0			
SN74CBTD1G384DCKR	SC70	DCK	5	3000	202.0	201.0	28.0			
SN74CBTD1G384DCKT	SC70	DCK	5	250	180.0	180.0	18.0			
SN74CBTD1G384DCKT	SC70	DCK	5	250	202.0	201.0	28.0			

# **DCK0005A**



# **PACKAGE OUTLINE**

### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



## **DCK0005A**

# **EXAMPLE BOARD LAYOUT**

### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DCK0005A

# **EXAMPLE STENCIL DESIGN**

## SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.



# **DBV0005A**



## **PACKAGE OUTLINE**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



## DBV0005A

# **EXAMPLE BOARD LAYOUT**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DBV0005A

# **EXAMPLE STENCIL DESIGN**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated