

SNx4HC393 Dual 4-Bit Binary Counters

1 Features

- Wide operating voltage range of 2V to 6V
- Outputs can drive up to 10 LSTTL loads
- Low power consumption: 80µA max I_{CC}
- Typical t_{pd} = 13ns
- ±4mA output drive at 5V
- Low input current of 1µA max •
- Dual 4-bit binary counters with individual clocks •
- Direct clear for each 4-bit counter ٠
- Can significantly improve system densities by ٠ reducing counter package count by 50%

2 Description

The 'HC393 devices contain eight flip-flops and additional gating to implement two individual 4-bit counters in a single package.

| Device Information | | | | | | | | | | |
|-------------------------------|------------------------|-----------------------------|--------------------------|--|--|--|--|--|--|--|
| PART NUMBER | PACKAGE ⁽¹⁾ | PACKAGE SIZE ⁽²⁾ | BODY SIZE ⁽³⁾ | | | | | | | |
| | D (SOIC, 14) | 8.65 mm x 6mm | 8.65 mm x 3.9 mm | | | | | | | |
| | N (PDIP, 14)) | 19.3mm x 9.4mm | 19.3mm x 6.35mm | | | | | | | |
| NS (SOP, 14) DB (SSOP, 14) | NS (SOP, 14) | 10.3 mm x 7.8mm | 10.3 mm x 5.3 mm | | | | | | | |
| | DB (SSOP, 14) | 6.2 mm x 7.8mm | 6.2 mm x 5.3 mm | | | | | | | |
| SNx4HC393 | PW (TSSOP, 14) | 5 mm x 6.4mm | 5 mm x 4.4 mm | | | | | | | |
| | DYY (SOT-23, 14) | 4.2mm x 3.26mm | 4.2mm x 2mm | | | | | | | |
| | J (CDIP, 14) | 19.55mm x 7.9mm | 19.55 mm x 6.7mm | | | | | | | |
| | W (CFP, 14) | 9.21mm x 9 mm | 9.21mm x 6.28mm | | | | | | | |
| | FK (LCCC, 14) | 8.9mm x 8.9mm | 8.9mm x 8.9mm | | | | | | | |

- (1) For more information, see Mechanical, Packaging, and Orderable Information.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does (3) not include pins.



Logic Diagram, Each Counter (Positive Logic)





Table of Contents

| 1 Features | 1 |
|--------------------------------------|----------------|
| 2 Description | 1 |
| 3 Pin Configuration and Functions | 3 |
| 4 Specifications | 4 |
| 4.1 Absolute Maximum Ratings | 4 |
| 4.2 Recommended Operating Conditions | 4 |
| 4.3 Thermal Information | 4 |
| 4.4 Electrical Characteristics | 5 |
| 4.5 Timing Requirements | 5 |
| 4.6 Switching Characteristics | <mark>6</mark> |
| 4.7 Operating Characteristics | 6 |
| 5 Parameter Measurement Information | 7 |
| 6 Detailed Description | <mark>8</mark> |
| 6.1 Overview | 8 |
| 6.2 Functional Block Diagram | 8 |

| 6.3 Device Functional Modes | 9 |
|---|------|
| 7 Application and Implementation | 10 |
| 7.1 Power Supply Recommendations | 10 |
| 7.2 Layout | . 10 |
| 8 Device and Documentation Support | 12 |
| 8.1 Documentation Support | . 12 |
| 8.2 Receiving Notification of Documentation Updates | 12 |
| 8.3 Support Resources | . 12 |
| 8.4 Trademarks | 12 |
| 8.5 Electrostatic Discharge Caution | 12 |
| 8.6 Glossary | 12 |
| 9 Revision History | . 12 |
| 10 Mechanical. Packaging, and Orderable | |
| Information | 12 |
| | |



3 Pin Configuration and Functions



SN54HC393 J or W Package, 14-Pin CDIP or CFP; SN74HC393 D, DB, DYY, N, NS, or PW Package; 14-Pin SOIC, SSOP, SOT-23, TVSOP, SOP, or TSSOP (Top View)



A. NC - No internal connection

SN54HC393 FK Package, 20-Pin LCCC (Top View)

| PIN | | | DESCRIPTION | | | | |
|-----------------|-----|-------|-----------------------|--|--|--|--|
| NAME | NO. | 11761 | DESCRIPTION | | | | |
| 1CLK | 1 | I | Counter 1 Clock Input | | | | |
| 1CLR | 2 | I | Counter 1 Clear Input | | | | |
| 1Q _A | 3 | 0 | Counter 1 A Output | | | | |
| 1Q _B | 4 | 0 | Counter 1 B Output | | | | |
| 1Q _C | 5 | 0 | Counter 1 B Output | | | | |
| 1Q _D | 6 | 0 | Counter 1 B Output | | | | |
| GND | 7 | G | Ground | | | | |
| 2Q _D | 8 | 0 | Counter 2 D Output | | | | |
| 2Q _C | 9 | 0 | Counter 2 C Output | | | | |
| 2Q _B | 10 | 0 | Counter 2 B Output | | | | |
| 2Q _A | 11 | 0 | Counter 2 A Output | | | | |
| 2CLR | 12 | I | Counter 2 Clear Input | | | | |
| 2CLK | 13 | I | Counter 2 Clock Input | | | | |
| V _{CC} | 14 | Р | V _{CC} | | | | |

1. I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

Table 3-1. Pin Functions



4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|------------------|--|-----------------------------------|------|-----|------|
| V _{CC} | Supply voltage range | | -0.5 | 7 | V |
| I _{IK} | Input clamp current ⁽²⁾ | For $V_I < 0$ V or $V_I > V_{CC}$ | | ±20 | mA |
| I _{OK} | Output clamp current ⁽²⁾ | For $V_0 < 0$ V or $V_0 > V_{CC}$ | | ±20 | mA |
| Io | Continuous output current | $V_{O} = 0$ to V_{CC} | | ±25 | mA |
| | Continuous current through V_{CC} or GND | | | ±50 | mA |
| T _{stg} | Storage temperature range | | -65 | 150 | °C |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

4.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | SN54HC393 SN74HC393 | | | | | | | |
|--|---------------------------------|-------------------------|---------------------|-----|-----------------|-----|-----|-----------------|------|--|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT | |
| V _{CC} | Supply voltage | | 2 | 5 | 6 | 2 | 5 | 6 | V | |
| | | V _{CC} = 2 V | 1.5 | | | 1.5 | | | | |
| V _{IH} High-level input voltage | V _{CC} = 4.5 V | 3.15 | | | 3.15 | | | V | | |
| | | V _{CC} = 6 V | 4.2 | | | 4.2 | | | | |
| | | V _{CC} = 2 V | | | 0.5 | | | 0.5 | V | |
| V _{IL} L | Low-level input voltage | V _{CC} = 4.5 V | | | 1.35 | | | 1.35 | | |
| | | V _{CC} = 6 V | | | 1.8 | | | 1.8 | | |
| VI | Input voltage | | 0 | | V _{CC} | 0 | | V _{CC} | V | |
| Vo | Output voltage | | 0 | | V _{CC} | 0 | | V _{CC} | V | |
| | | V _{CC} = 2 V | | | 1000 | | | 1000 | | |
| $\Delta t / \Delta v^{(2)}$ | Input transition rise/fall time | V _{CC} = 4.5 V | | | 500 | | | 500 | ns | |
| | | V _{CC} = 6 V | | | 400 | | | 400 | | |
| T _A | Operating free-air temperatur | e | -55 | | 125 | -40 | | 85 | °C | |

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

(2) If this device is used in the threshold region (from $V_{ILmax} = 0.5 V$ to $V_{IHmin} = 1.5 V$), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at $t_t = 1000$ ns and $V_{CC} = 2 V$ does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.

4.3 Thermal Information

| | | SN74HC393 | | | | | | | | |
|-------------------------------|--|-----------|--|---------|---------|---------|--------------------|------|--|--|
| THERMAL METRIC ⁽¹⁾ | | D (SOIC) | D (SOIC) DB (SSOP) DYY (SOT-23) N (PDIP | | | | NS (SO) PW (TSSOP) | | | |
| | | 14 PINS | 14 PINS | 14 PINS | 14 PINS | 14 PINS | 14 PINS | | | |
| R _{θJA} | Junction-to-ambient thermal resistance | 86 | 96 | 124.1 | 80 | 76 | 113 | °C/W | | |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



4.4 Electrical Characteristics

| DADAMETED | TEST CONDITIONS | | V | T _A = 25°C | | | SN54HC393 | | SN74HC393 | | |
|-----------------|---|---------------------------|------------|-----------------------|-------|------|-----------|-------|-----------|-------|----|
| | 1231 001 | V CC | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT | |
| | | | 2 V | 1.9 | 1.998 | | 1.9 | | 1.9 | | |
| V _{OH} | | I _{OH} = -20 μA | 4.5 V | 4.4 | 4.499 | | 4.4 | | 4.4 | | |
| | $V_{I} = V_{IH} \text{ or } V_{IL}$ | | 6 V | 5.9 | 5.999 | | 5.9 | | 5.9 | | V |
| | | I _{OH} = -4 mA | 4.5 V | 3.98 | 4.3 | | 3.7 | | 3.84 | | |
| | | I _{OH} = -5.2 mA | 6 V | 5.48 | 5.8 | | 5.2 | | 5.34 | | |
| | V _I = V _{IH} or V _{IL} | Ι _{ΟL} = 20 μΑ | 2 V | | 0.002 | 0.1 | | 0.1 | | 0.1 | |
| | | | 4.5 V | | 0.001 | 0.1 | | 0.1 | | 0.1 | |
| V _{OL} | | | 6 | | 0.001 | 0.1 | | 0.1 | | 0.1 | V |
| | | I _{OL} = 4 mA | 4.5 V | | 0.17 | 0.26 | | 0.4 | | 0.33 | |
| | | I _{OL} = 5.2 mA | 6 V | | 0.15 | 0.26 | | 0.4 | · | 0.33 | |
| l _l | $V_{I} = V_{CC} \text{ or } 0$ | | 6 V | | ±0.1 | ±100 | | ±1000 | | ±1000 | nA |
| I _{CC} | $V_{I} = V_{CC} \text{ or } 0$ | I _O = 0 | 6 V | | | 8 | | 160 | | 80 | μA |
| Ci | | | 2 V to 6 V | | 3 | 10 | | 10 | | 10 | pF |

over recommended operating free-air temperature range (unless otherwise noted)

4.5 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | | | | T _A = 25℃ | | SN54HC393 | | SN74HC393 | |
|--------------------|--------------------------|-----------------|-------|----|----------------------|-----|-----------|-----|-----------|------|
| | | | | | MAX | MIN | MAX | MIN | MAX | UNIT |
| | | 2 V | | 6 | | 4.2 | | 5 | | |
| f _{clock} | Clock frequency | | 4.5 V | | 31 | | 21 | | 25 | MHz |
| | | | 6 V | | 36 | | 25 | | 28 | |
| | Dulas duration | | 2 V | 80 | | 120 | | 100 | | |
| | | CLK high or low | 4.5 V | 16 | | 24 | | 20 | | |
| + | | | 6 V | 14 | | 20 | | 18 | | nc |
| w | | CLR high | 2 V | 80 | | 120 | | 100 | | - |
| | | | 4.5 V | 16 | | 24 | | 20 | | |
| | | | 6 V | 14 | | 20 | | 18 | | |
| | | | | | | 25 | | 25 | | |
| t _{su} | Setup time, CLR inactive | | 4.5 V | 5 | | 5 | | 5 | | ns |
| | | | | 5 | | 5 | | 5 | | |



4.6 Switching Characteristics

| over recommended o | perating free-air | temperature range | $C_{1} = 50 \text{ pF}$ | (unless otherwise | noted) (Figure 5-1) |
|--------------------|-------------------|-------------------|-------------------------|-------------------|---------------------|
| | 1 5 | I. J. | , - L I | 1 | |

| DADAMETED | FROM | то | v | T _A = 25°C | | SN54HC393 | | SN74HC393 | | |
|------------------|---------|----------------|-------|-----------------------|-----|-----------|-----|-----------|--------|------|
| PARAMETER | (INPUT) | (OUTPUT) | Vcc | MIN | TYP | MAX | MIN | MAX | MIN MA | X |
| | | | 2 V | 6 | 10 | | 4.2 | | 5 | |
| f _{max} | CLK | Q _A | 4.5 V | 31 | 50 | | 21 | | 25 | MHz |
| | | | 6 V | 36 | 60 | | 25 | | 28 | |
| | | | 2 V | | 50 | 120 | | 180 | 15 | 0 |
| | | Q _A | 4.5 V | | 15 | 24 | | 36 | 3 | 0 |
| | | | 6 V | | 13 | 20 | | 31 | 2 | 6 |
| | | | 2 V | | 72 | 190 | | 285 | 24 | 0 |
| | | Q _B | 4.5 V | | 22 | 38 | | 57 | 4 | 7 |
| | CLK | | 6 V | | 18 | 32 | | 48 | 4 | 0 |
| ^L pd | CLK | | 2 V | | 91 | 240 | | 360 | 30 | 0 |
| | | Q _C | 4.5 V | | 28 | 48 | | 72 | 6 | 0 ns |
| | | | 6 V | | 22 | 41 | | 61 | Ę | 1 |
| | | | 2 V | | 100 | 290 | | 430 | 36 | 0 |
| | | QD | 4.5 V | | 32 | 58 | | 87 | 7 | 2 |
| | | | 6 V | | 24 | 50 | | 74 | 6 | 2 |
| | | | 2 V | | 45 | 165 | | 250 | 20 | 5 |
| t _{PHL} | CLR | Any | 4.5 V | | 17 | 33 | | 49 | 4 | 1 |
| | | | 6 V | | 14 | 28 | | 42 | 3 | 5 |
| | | | 2 V | | 28 | 75 | | 110 | Ş | 5 |
| tt | | Any | 4.5 V | | 8 | 15 | | 22 | 1 | 9 ns |
| | | | 6 V | | 6 | 13 | | 19 | 1 | 6 |

4.7 Operating Characteristics

T_A = 25°C

| | PARAMETER | TEST CONDITIONS | TYP | UNIT |
|-----------------|-------------------------------|-----------------|-----|------|
| C _{PD} | Power dissipation capacitance | No load | 40 | pF |



5 Parameter Measurement Information



- A. C_L includes probe and test-fixture capacitance.
- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z₀ = 50 Ω, t_r = 6 ns, t_f = 6 ns.
- C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 5-1. Load Circuit and Voltage Waveforms



6 Detailed Description

6.1 Overview

The 'HC393 devices contain eight flip-flops and additional gating to implement two individual 4-bit counters in a single package. These devices comprise two independent 4-bit binary counters, each having a clear (CLR) and a clock (CLK) input. N-bit binary counters can be implemented with each package, providing the capability of divide by 256. The 'HC393 devices have parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system timing signals.

6.2 Functional Block Diagram



Figure 6-1. Logic Diagram, Each Counter (Positive Logic)



6.3 Device Functional Modes

| | | | •, | | |
|-------|----|----------------|----------------|----------------|--|
| COUNT | | OUTI | PUTS | rs | |
| COUNT | QD | Q _C | Q _B | Q _A | |
| 0 | L | L | L | L | |
| 1 | L | L | L | Н | |
| 2 | L | L | Н | L | |
| 3 | L | L | Н | Н | |
| 4 | L | Н | L | L | |
| 5 | L | Н | L | Н | |
| 6 | L | Н | Н | L | |
| 7 | L | Н | Н | Н | |
| 8 | н | L | L | L | |
| 9 | н | L | L | Н | |
| 10 | н | L | Н | L | |
| 11 | н | L | Н | Н | |
| 12 | н | Н | L | L | |
| 13 | н | Н | L | Н | |
| 14 | н | Н | Н | L | |
| 15 | н | Н | Н | Н | |

Table 6-1. Function Table Count Sequence (Each Buffer)



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1µF and 1µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

7.2 Layout

7.2.1 Layout Guidelines

- Bypass capacitor placement
 - Place near the positive supply terminal of the device
 - Provide an electrically short ground return path
 - Use wide traces to minimize impedance
 - Keep the device, capacitors, and traces on the same side of the board whenever possible
- Signal trace geometry
 - 8mil to 12mil trace width
 - Lengths less than 12cm to minimize transmission line effects
 - Avoid 90° corners for signal traces
 - Use an unbroken ground plane below signal traces
 - Flood fill areas around signal traces with ground
 - For traces longer than 12cm
 - Use impedance controlled traces
 - Source-terminate using a series damping resistor near the output
 - · Avoid branches; buffer signals that must branch separately

7.2.2 Layout Example



Figure 7-1. Example Trace Corners for Improved Signal Integrity









Figure 7-3. Example Bypass Capacitor Placement for WQFN and Similar Packages



Figure 7-4. Example Bypass Capacitor Placement for SOT, SC70 and Similar Packages



Figure 7-5. Example Damping Resistor Placement for Improved Signal Integrity



8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support

8.1.1 Related Documentation

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| С | Changes from Revision D (July 2003) to Revision E (December 2024) | | |
|---|--|---------|--|
| • | Added Device Information table, Pin Functions table, Thermal Information table, Device Functional | | |
| | Modes, Application and Implementation section, Device and Documentation Support section, and Mechanical States and States | anical, | |
| | Packaging, and Orderable Information section | 1 | |
| • | Added DYY package to Device Information table, Pin Functions and Configuration section, and Therma | n/ | |
| | Information table | 1 | |

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated