TAD5142



TAD5142 110dB のダイナミック レンジを持ち、ヘッドホン/ライン ドライバ を備えたハードウェア制御ステレオ オーディオ DAC

1 特長

- ステレオ オーディオ DAC の性能:
 - DAC から差動ライン出力までのダイナミックレ ンジ:110dB
 - DAC から疑似差動ヘッドホン出力までのダイナ ミック レンジ:107dB
 - **DAC** から差動ライン出力までの THD+N:-100dB
 - 出力電圧:
 - 差動ライン出力 / レシーバ、2V_{RMS} フルスケ
 - 疑似差動ヘッドホン、1V_{RMS}フルスケール
 - シングルエンドライン出力、1V_{RMS}フルスケ
 - DAC サンプルレート (f_s) = 8kHz~192kHz
 - 主な特長
 - ピンまたはハードウェア制御
 - オーディオ シリアル インターフェイス
 - フォーマット:TDM、LJ または I²S
 - バスコントローラおよびターゲットモード
 - TDM モードのデイジーチェーン
 - ワード長:24 ビットまたは32 ビットを選択可
 - ピンで選択可能なデジタル補間フィルタオプシ ョン:
 - リニア位相
 - 低レイテンシ
 - 自動クロック検出
 - クロック エラー時の割り込み出力
 - 単一電源動作 AVDD: 1.8V または 3.3V
 - I/O 電源動作:1.8V または 3.3V
 - 温度グレード 1:-40°C ≤ T_A ≤ +125°C

2 アプリケーション

- AV レシーバ
- IP ネットワーク カメラ
- サウンドバー
- テレビ会議システム


3 概要

TAD5142 は、ライン出力とヘッドホン負荷のどちらにも構 成でき、シングルエンド出力と差動出力の両方をサポート している、 $2V_{RMS}$ 、110dB のステレオ オーディオ DAC で す。 本デバイスはフェーズ ロック ループ (PLL) を内蔵し ており、最大 192kHz のサンプル レートに対応していま す。TAD5142 は、16Ω のヘッドホン負荷を最大 62.5mW で駆動できます。TAD5142 は、コントローラおよびターゲ ット モードの時分割多重化 (TDM)、左揃え (LJ)、I²S オ ーディオ フォーマットをサポートしており、ピンまたはハー ドウェアで制御できます。このように高性能な機能、ピン制 御、そして単一電源動作であるため、TAD5142 はスペー スに制約のあるオーディオ アプリケーションに最適な選択 肢となっています。

製品情報

部品番号	パッケージ ⁽¹⁾	パッケージ サイズ (公 称) ⁽²⁾
TAD5142		4mm×4mm、0.5mm ピッチ

- (1) 利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



概略ブロック図



Table of Contents

4 柱目	
1 特長	
2 アプリケーション	1
3 概要	1
4 Pin Configuration and Functions	
5 Specifications	
5.1 Absolute Maximum Ratings	
5.2 ESD Ratings	
5.3 Recommended Operating Conditions	
5.4 Thermal Information	
5.5 Electrical Characteristics	6
5.6 Timing Requirements: TDM, I ² S or LJ Interface	9
5.7 Switching Characteristics: TDM, I ² S or LJ	
Interface	9
5.8 Timing Diagrams	10
5.9 Typical Characteristics	<mark>1</mark> 1
6 Detailed Description	14
6.1 Overview	14
6.2 Functional Block Diagram	14

6.3 realure Description	 4
6.4 Device Functional Modes	32
7 Application and Implementation	33
7.1 Application Information	33
7.2 Typical Application	
7.3 Power Supply Recommendations	35
7.4 Layout	35
8 Device and Documentation Support	<mark>37</mark>
8.1 Documentation Support	37
8.2ドキュメントの更新通知を受け取る方法	37
8.3 サポート・リソース	37
8.4 Trademarks	37
8.5 静電気放電に関する注意事項	37
8.6 用語集	37
9 Revision History	37
10 Mechanical, Packaging, and Orderable	
Information	37



4 Pin Configuration and Functions




図 4-1. 24-Pin QFN Package with Exposed Thermal Pad and Corner Pins, Top View

表 4-1. Pin Functions

P	IN	TYPE	DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
VSS	A1	Ground	Ground pin. Short directly to board ground plane.	
DREG	1	Digital Supply	Digital on-chip regulator output voltage for digital supply (1.55V, nominal)	
BCLK	2	Digital I/O	Audio serial data interface bus bit clock	
FSYNC	3	Digital I/O	Audio serial data interface bus frame synchronization signal	
MD6	4	Digital	TDM mode: Daisy chain output	
		I/O I ² S/LJ mode: Mono/Stereo DAC Channels selection		
DIN	5	Digital Input	Audio serial data interface bus input	
IOVDD	6	Digital Supply	Digital I/O power supply (1.8V or 3.3V, nominal)	
VSS	A2	Ground	Ground pin. Short directly to board ground plane.	
MD1	7	Digital	Controller mode: Frame rate and BCLK frequency selection	
INIDT	/	Input	Target mode: AVDD supply, word length, and interpolation filter type selection	
MD2	8	Digital	Controller mode: Frame rate and BCLK frequency selection	
IVIDZ	0	Input	Target mode: AVDD supply, word length, and interpolation filter type selection	
MD3	9	Digital	Controller mode: Controller clock input	
		Input	Target mode: Short directly to board ground plane.	
MD4	10	Digital Input	DAC output configuration selection	
GPO	11	Digital Output	Interrupt output (latched)	



表 4-1. Pin Functions (続き)

PI	N	TYPE	DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
MD5	12	Digital Input	DAC output configuration selection	
VSS	A3	Ground	Ground pin. Short directly to board ground plane.	
MD0	13	Analog Input	fulti-level analog input for controller/target mode and I ² S/TDM/LJ mode selection	
VSSA	14	Ground	Short directly to board ground plane	
VSSA	15	Ground	Short directly to board ground plane	
VSSA	16	Ground	Short directly to board ground plane	
VSSA	17	Ground	Short directly to board ground plane	
VSSA	18	Ground	Short directly to board ground plane	
VSS	A4	Ground	Ground pin. Short directly to board ground plane.	
OUT1M	19	Analog Output	Analog output 1M pin	
OUT1P	20	Analog Output	Analog output 1P pin	
OUT2P	21	Analog Output	Analog output 2P pin	
OUT2M	22	Analog Output	Analog output 2M pin	
AVDD	23	Analog Supply	Analog power supply (1.8V or 3.3V, nominal)	
VREF	24	Analog	Analog reference voltage filter output	

4

Product Folder Links: TAD5142

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

1 5 1	3 (MIN	MAX	UNIT
Supply voltage	AVDD to VSS (thermal pad)	-0.3	3.9	V
Supply voltage	IOVDD to VSS (thermal pad)	-0.3	3.9	V
Ground voltage differences	VSSA to VSS (thermal pad)	-0.3	0.3	V
Digital input voltage	Digital input pins voltage to VSS (thermal pad)	-0.3	IOVDD + 0.3	V
	Functional ambient, T _A	-55	125	
Temperature	Operating ambient, T _A	-40	125	°C
	Junction, T _J	-40	150	C
	Storage, T _{stg}	-65	150	

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Analog supply voltage to VSS (thermal pad) - AVDD 3.3V operation	3.0	3.3	3.6	V
Analog supply voltage to VSS (thermal pad) - AVDD 1.8V operation	1.65	1.8	1.95	V
IO supply voltage to VSS (thermal pad) - IOVDD 3.3V operation	3.0	3.3	3.6	V
IO supply voltage to VSS (thermal pad) - IOVDD 1.8V operation	1.65	1.8	1.95	V
,	1		'	
Digital input pins (MD1 to MD6) voltage to VSS (thermal pad)	0		IOVDD	V
MD0 pin w.r.t VSS (thermal pad)	0		AVDD	V
TURE	-		'	
Operating ambient temperature	-40		125	°C
	Analog supply voltage to VSS (thermal pad) - AVDD 1.8V operation IO supply voltage to VSS (thermal pad) - IOVDD 3.3V operation IO supply voltage to VSS (thermal pad) - IOVDD 1.8V operation Digital input pins (MD1 to MD6) voltage to VSS (thermal pad) MD0 pin w.r.t VSS (thermal pad)	Analog supply voltage to VSS (thermal pad) - AVDD 3.3V operation Analog supply voltage to VSS (thermal pad) - AVDD 1.8V operation 1.65 IO supply voltage to VSS (thermal pad) - IOVDD 3.3V operation 3.0 IO supply voltage to VSS (thermal pad) - IOVDD 1.8V operation 1.65 Digital input pins (MD1 to MD6) voltage to VSS (thermal pad) 0 MD0 pin w.r.t VSS (thermal pad) 0 TURE	Analog supply voltage to VSS (thermal pad) - AVDD 3.3V operation 3.0 3.3 Analog supply voltage to VSS (thermal pad) - AVDD 1.8V operation 1.65 1.8 IO supply voltage to VSS (thermal pad) - IOVDD 3.3V operation 3.0 3.3 IO supply voltage to VSS (thermal pad) - IOVDD 1.8V operation 1.65 1.8 Digital input pins (MD1 to MD6) voltage to VSS (thermal pad) 0 MD0 pin w.r.t VSS (thermal pad) 0 TURE	Analog supply voltage to VSS (thermal pad) - AVDD 3.3V operation 3.0 3.3 3.6 Analog supply voltage to VSS (thermal pad) - AVDD 1.8V operation 1.65 1.8 1.95 IO supply voltage to VSS (thermal pad) - IOVDD 3.3V operation 3.0 3.3 3.6 IO supply voltage to VSS (thermal pad) - IOVDD 1.8V operation 1.65 1.8 1.95 Digital input pins (MD1 to MD6) voltage to VSS (thermal pad) 0 IOVDD MD0 pin w.r.t VSS (thermal pad) 0 AVDD TURE

資料に関するフィードバック(ご意見やお問い合わせ)を送信

5

English Data Sheet: SLASF32



over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT	
OTHERS				•		
CCLK	MD3 controller mode clock frequency (CCLK) - IOVDD 3.3V operation			36.864 ⁽²⁾) MHz	
CCLK	MD3 controller mode clock frequency (CCLK) - IOVDD 1.8V operation			24.576 ⁽²⁾	IVITIZ	
CL	Digital output load capacitance		20	50	pF	

- (1) VSSA and VSS (thermal pad); all ground pins must be tied together and must not differ in voltage by more than 0.2V.
- (2) CCLK input rise time (V_{IL} to V_{IH}) and fall time (V_{IH} to V_{IL}) must be less than 5ns. For better audio noise performance, CCLK input must be used with low jitter.

5.4 Thermal Information

		TAD5142	
	THERMAL METRIC ⁽¹⁾	RGE (VQFN)	UNIT
		24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	38.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	26.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	15.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	15.8	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	13.8	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics

At T_A = 25°C, AVDD = 3.3V, IOVDD = 3.3V, f_{IN} = 1kHz sinusoidal signal, f_S = 48kHz, 32-bit audio data, BCLK = 256 × f_S , TDM target mode, and linear phase interpolation filter, with 1200 Ω /600 Ω line-out load in differential/single-ended configuration or 32 Ω receiver differential load as applicable; measured filter free with an Audio Precision with a 20Hz to 20kHz un-weighted bandwidth, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
DAC Per	rformance for Line Output/l	Head Phone Playback				
		Differential output between OUTxP and OUTxM, AVDD = 3.3V		2		
		Differential output between OUTxP and OUTxM, AVDD = 1.8V		1		
		Single-ended output, AVDD = 3.3V		1		
	Full Scale Output	Single-ended output, AVDD = 1.8V		0.5		V_{RMS}
	Voltage	Pseudo-differential output between OUTxP and OUT1M with external common-mode sense, AVDD = 3.3V		1		Tuvio
		Pseudo-differential output between OUTxP and OUT1M with external common-mode sense, AVDD = 1.8V		0.5		
		Differential output, 0dBFS Signal, AVDD = 3.3V		110		
		Single-ended output, 0dBFS Signal, AVDD = 3.3V		107		
SNR	Signal-to-noise ratio, A-	Pseudo-differential output, 0dBFS Signal, AVDD		107		dB
SINK	weighted ⁽¹⁾ (2)	Differential output, 0dBFS Signal, AVDD = 1.8V		109		ав
		Single-ended output, 0dBFS Signal, AVDD = 1.8V		104		
		Pseudo-differential output, 0dBFS Signal, AVDD = 1.8V		103		

Product Folder Links: TAD5142

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

6

English Data Sheet: SLASF32

At T_A = 25°C, AVDD = 3.3V, IOVDD = 3.3V, f_{IN} = 1kHz sinusoidal signal, f_S = 48kHz, 32-bit audio data, BCLK = 256 × f_S , TDM target mode, and linear phase interpolation filter, with 1200 Ω /600 Ω line-out load in differential/single-ended configuration or 32 Ω receiver differential load as applicable; measured filter free with an Audio Precision with a 20Hz to 20kHz un-weighted bandwidth, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
		Differential output, -60dBFS Signal, AVDD = 3.3V		110		
		Single-ended output, –60dBFS Signal, AVDD = 3.3V		107		
DB.	Dynamic range, A-weighted ⁽²⁾	Pseudo-differential output, –60dBFS Signal, AVDD = 3.3V		107		dB
DR		Differential output, –60dBFS Signal, AVDD = 1.8V		109		αБ
		Single-ended output, –60dBFS Signal, AVDD = 1.8V		104		
		Pseudo-differential output, –60dBFS Signal, AVDD = 1.8V		103		
THD+N	Total harmonic distortion ⁽²⁾	Differential output, –1dBFS Signal, AVDD = 3.3V		-100		dB
THD+N	Total harmonic distortion ⁽²⁾	Single-ended output, –1dBFS Signal, AVDD = 3.3V		-96		dB
	Headphone Load Range ⁽³⁾		8	16	300	Ω
	Headphone/Line-out Cap Load		0	100	550	pF
	Line-out Load Range		600			Ω
DAC Cha	nnel OTHER PARAMETER	RS				
	Output Offset	0 Input, Differential Line-output		0.5		mV
	Output Common Mode	Common Mode Level for OUTxP and OUTxM, AVDD = 1.8V		0.9		V
	Output Common Mode	Common Mode Level for OUTxP and OUTxM, AVDD = 3.3V		1.65		V
	Common Mode Error	DC Error in Common Mode Voltage		±10		mV
	Output Signal Bandwidth			20		kHz
	Input data word length	Pin-selectable	24		32	Bits
	Interchannel isolation			-120		dB
	Gain Error			0.1		dB
	Interchannel gain mismatch			0.1		dB
	Interchannel phase mismatch	1kHz sinusoidal signal		0.01		Degrees
PSRR	Power-supply rejection ratio	100mV _{PP} , 1kHz sinusoidal signal on AVDD, differential input, 0dB channel gain		110		dB
P _{out}	Output Power Delivery	Receiver/Headphone R _L =16Ω, THD+N<1% in Differential or Pseudo-differential mode		62.5		mW
DIGITAL I	1/0					
V _{IL}	Low-level digital input logic voltage threshold	All digital pins, IOVDD 1.8V operation	-0.3		0.35 x IOVDD	V
	- Sgio voltago tilicollola	All digital pins, IOVDD 3.3V operation	-0.3		0.8	3
V _{IH}	High-level digital input	All digital pins, IOVDD 1.8V operation	0.65 x IOVDD		IOVDD + 0.3	V
· III	logic voltage threshold	All digital pins, IOVDD 3.3V operation	2		IOVDD + 0.3	



At T_A = 25°C, AVDD = 3.3V, IOVDD = 3.3V, f_{IN} = 1kHz sinusoidal signal, f_S = 48kHz, 32-bit audio data, BCLK = 256 × f_S , TDM target mode, and linear phase interpolation filter, with 1200 Ω /600 Ω line-out load in differential/single-ended configuration or 32 Ω receiver differential load as applicable; measured filter free with an Audio Precision with a 20Hz to 20kHz un-weighted bandwidth, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
V	Low-level digital output	All digital pins, $I_{OL} = -2$ mA, IOVDD 1.8V operation			0.45	V
V _{OL}	voltage	All digital pins, I _{OL} = -2 mA, IOVDD 3.3V operation			0.4	V
V _{OH}	High-level digital output voltage	All digital pins, I _{OH} = 2 mA, IOVDD 1.8V operation	IOVDD – 0.45			V
	voltage	All digital pins, I _{OH} = 2 mA, IOVDD 3.3V operation	2.4			
I _{IL}	Input logic-low leakage for digital inputs	All digital pins, input = 0V	- 5	0.1	5	μΑ
I _{IH}	Input logic-high leakage for digital inputs	All digital pins, input = IOVDD	– 5	0.1	5	μΑ
C _{IN}	Input capacitance for digital inputs	All digital pins		5		pF
R _{PD}	Pulldown resistance for digital I/O pins when asserted on			20		kΩ
TYPICAL	SUPPLY CURRENT CONS	UMPTION				
I _{AVDD}		All external clocks stopped with MD3 pin grounded, AVDD = 3.3V		0.8		mA
I _{IOVDD}	Current consumption in sleep mode or low power mode	All external clocks stopped with MD3 pin grounded, IOVDD = 3.3V		0.6		
I _{IOVDD}	power mede	All external clocks stopped with MD3 pin grounded, IOVDD = 1.8V		0.2		μA
I _{AVDD}	Current consumption	AVDD = 3.3V		16.4		
I _{IOVDD}	with DAC to Headphone 2-channel operation at	IOVDD = 3.3V		0.06		mA
I _{IOVDD}	f _S 16kHz, I ² S Target Mode, BCLK = 64 × f _S	IOVDD = 1.8V		0.03		
I _{AVDD}	Current consumption	AVDD = 3.3V		20		
I _{IOVDD}	with DAC to Headphone 2-channel operation at	IOVDD = 3.3V		0.06		mA
I _{IOVDD}	f _S 48kHz, I ² S Target Mode, BCLK = 64 × f _S	IOVDD = 1.8V		0.03		
I _{AVDD}	Current consumption with DAC to Line-out 2- channel operation at f _S 16kHz, I ² S Target Mode, BCLK = 64 × f _S	AVDD = 3.3V		16.4		mA
I _{AVDD}	Current consumption	AVDD = 3.3V		17		
I _{IOVDD}	with DAC to Line-out 2- channel operation at f _S	IOVDD = 3.3V		0.06		mA
I _{IOVDD}	48kHz, I ² S Target Mode, BCLK = 64 × f _S	IOVDD = 1.8V		0.02		

⁽¹⁾ Ratio of output level with 1kHz full-scale sine-wave input, to the output level with no generator input signal and input shorted to ground, measured with an A-weighted filter over a 20Hz to 20kHz bandwidth

⁽²⁾ All performance measurements done with 20kHz low-pass filter and, where noted, an A-weighted filter. Failure to use such a filter can result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, can affect dynamic specification values.

⁽³⁾ For headphone loads $<32\Omega$, input signal level should be limited as per the output power delivery specifications.

5.6 Timing Requirements: TDM, I²S or LJ Interface

at $T_A = 25$ °C, IOVDD = 3.3V or 1.8V and 20pF load on all outputs (unless otherwise noted), see Figure 5-1 for timing diagram where DOUT refers to Daisy Chain Output when applicable

			MIN	NOM	MAX	UNIT
_	DOLK maried	IOVDD = 1.8V	80			
t _(BCLK)	BCLK period	IOVDD = 3.3V	40			ns
	DCI K high pulse duration(1)	IOVDD = 1.8V	36			
t _{H(BCLK)}	BCLK high pulse duration ⁽¹⁾	IOVDD = 3.3V	18			ns
	BCLK low pulse duration ⁽¹⁾	IOVDD = 1.8V	36			
t _{L(BCLK)}	BCLK low pulse duration(*)	IOVDD = 3.3V	18			ns
t _{SU(FSYNC)}	FSYNC setup time	IOVDD = 1.8V	8			
	F31NC Setup time	IOVDD = 3.3V	8			ns
+	FSYNC hold time	IOVDD = 1.8V	8			no
t _{HLD(FSYNC)}	FSYNC noid time	IOVDD = 3.3V	8			ns
+	DIN setup time	IOVDD = 1.8V	8			ns
t _{SU(DIN)}	Div setup time	IOVDD = 3.3V	8			115
+	DIN hold time	IOVDD = 1.8V	16			ns
t _{HLD(DIN)}	DIN fiold time	IOVDD = 3.3V	8			ns
	BCLK rise time	10% - 90% rise time, IOVDD = 1.8V			10	
t _{r(BCLK)}	BCLK fise time	10% - 90% rise time, IOVDD = 3.3V			10	ns
+	BCLK fall time	90% - 10% fall time, IOVDD = 1.8V			10	200
t _{f(BCLK)}	DOLK IAII UITIE	90% - 10% fall time, IOVDD = 3.3V			10	ns

⁽¹⁾ To meet the timing specifications, the BCLK minimum high or low pulse duration must be higher than 25ns, if the DOUT data line is latched on the opposite BCLK edge polarity from the one used by the device to transmit the DOUT data at IOVDD = 3.3V.

5.7 Switching Characteristics: TDM, I²S or LJ Interface

at T_A = 25°C, IOVDD = 3.3V or 1.8V and 20pF load on all outputs (unless otherwise noted); see Figure 5-1 for timing diagram where DOUT refers to Daisy Chain Output when applicable

	PARAMETER	TEST CONDITIONS	MIN	TYP MA	X	UNIT	
•	BCLK to DOUT delay	50% of BCLK to 50% of DOUT, IOVDD = 1.8V	26			ns	
t _d (DOUT-BCLK)	BCLN to DOOT delay	50% of BCLK to 50% of DOUT, IOVDD = 3.3V			19	115	
t	FSYNC to DOUT delay in TDM mode	50% of FSYNC to 50% of DOUT, IOVDD = 1.8V			26	ns	
t _{d(DOUT-} FSYNC)	FSYNC to DOUT delay in TDM mode	50% of FSYNC to 50% of DOUT, IOVDD = 3.3V			19	115	
f	BCLK output clock frequency;	IOVDD = 1.8V	12.288			MHz	
f _(BCLK)	controller mode ⁽¹⁾	IOVDD = 3.3V	24.576			1711 12	
•	BCLK to FSYNC delay; controller	50% of BCLK to 50% of FSYNC, IOVDD = 1.8V			26	ns	
t _{d(FSYNC)}	mode	50% of BCLK to 50% of FSYNC, IOVDD = 3.3V			19		
t	BCLK high pulse duration;	IOVDD = 1.8V	36			ns	
t _{H(BCLK)}	controller mode	IOVDD = 3.3V	18			115	
	BCLK low pulse duration;	IOVDD = 1.8V	36				
t _{L(BCLK)}	controller mode	IOVDD = 3.3V	18			ns	
	BCLK rise time; controller mode	10% - 90% rise time, IOVDD = 1.8V	10		10	ns	
t _{r(BCLK)}	BOLK fise time, controller filode	10% - 90% rise time, IOVDD = 3.3V		10			

資料に関するフィードバック(ご意見やお問い合わせ)を送信

9



at $T_A = 25^{\circ}$ C, IOVDD = 3.3V or 1.8V and 20pF load on all outputs (unless otherwise noted); see Figure 5-1 for timing diagram where DOUT refers to Daisy Chain Output when applicable

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	BCLK fall time; controller mode	90% - 10% fall time, IOVDD = 1.8V			10	no
^T f(BCLK)	BOLK IAII UITIE, CONTIONEI MODE	90% - 10% fall time, IOVDD = 3.3V			10	ns

(1) To meet the timing specifications, the BCLK output clock frequency must be lower than 18.5MHz, if the DOUT data line is latched on the opposite BCLK edge polarity from the one used by the device to transmit DOUT data at IOVDD = 3.3V.

5.8 Timing Diagrams




図 5-1. TDM, I²S, and LJ Interface Timing Diagram


資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated


English Data Sheet: SLASF32


5.9 Typical Characteristics

At T_A = 25°C, AVDD = 3.3V, IOVDD = 3.3V, f_{IN} = 1kHz sinusoidal signal, f_S = 48kHz, 32-bit audio data, BCLK = 256× f_S , TDM target mode, and linear phase interpolation filter, with 1200 Ω /600 Ω line-out load in differential/single-ended configuration or 32 Ω receiver differential load as applicable; measured filter free with an Audio Precision with a 20Hz to 20kHz un-weighted bandwidth, unless otherwise noted









13

Product Folder Links: TAD5142

6 Detailed Description

6.1 Overview

The TAD5142 is a high-performance, low-power, stereo audio digital-to-analog converter (DAC). This device is intended for broad market applications such as ruggedized communication equipment, IP network camera, professional audio and multimedia applications. This device integrates a host of features that reduce cost, board space, and power consumption in space-constrained system designs. Package, performance, and compatible configuration across an extended family makes this device well suited for scalable system designs.

The TAD5142 consists of the following features:

- 2-channel, multi-bit, high-performance delta-sigma (ΔΣ) DACs
- Pin or Hardware controlled device configurations
- · Configurable single-ended, differential or pseudo-differential audio outputs
- Linear-phase or Low-latency digital interpolation filters
- · Integrated low-jitter, phase-locked loop (PLL) supporting a wide range of system clocks
- · Integrated digital and analog voltage regulators to support single-supply operation

6.2 Functional Block Diagram




図 6-1. Functional Block Diagram

6.3 Feature Description

6.3.1 Hardware Control

The device supports simple hardware-pin-controlled options to select a specific mode of operation and audio interface for a given system as summarized in 表 6-1. The MD1 to MD6 pins are connected to either logic low (VSS) or logic high (IOVDD), and the MD0 pin can be connected to AVDD or VSS through different pull-up or pull-down resistors.

世) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TAD5142*

表 6-1. Pin Selectable Configurations Summary

	& 0-1.1 in delectable domingurations duminary									
PIN	TARGET MODE CONTROLLER MODE									
MD0	Multi-level analog input for controller/target mode and I ² S/TDM/LJ mode selection									
MD1	AVDD supply, word length, and interpolation filter	Frame rate and BCLK frequency selection								
MD2	type selection									
MD3	Ground	Controller clock input								
MD4	DAC output configuration selection (Differential Lir	ne-out/ Differential Receiver/Headphone/Single-ended								
MD5	Line-out/ Pseudo-differential Headphone)									
MD6	TDM mode: Daisy chain output or I ² S/LJ mode: M	ono/Stereo selection								

6.3.2 Audio Serial Interfaces

Digital audio data flows between the host processor and the TAD5142 on the digital audio serial interface (ASI), or audio bus. This bus can be operated in target or controller mode through pin control. The ASI supports TDM, I²S and Left-Justified bus protocols. The data is in MSB-first, two's-complement pulse code modulation (PCM) format, with pin-selectable word-length configuration.

The device supports an audio bus controller or target mode of operation using the hardware pin MD0. In target mode, FSYNC and BCLK work as input pins whereas in controller mode, FSYNC and BCLK work as output pins generated by the device. 表 6-2 shows the controller and target mode selection using the MD0 pin.

表 6-2. Controller and Target Mode Selection

MD0	CONTROLLER AND TARGET SELECTION
Short to Ground	Target I ² S Mode
Short to Ground with 4.7K Ohms	Target TDM Mode
Short to AVDD	Controller I ² S Mode
Short to AVDD with 4.7K Ohms	Controller TDM Mode
Short to AVDD with 22K Ohms	Target LJ Mode

The word length for audio serial interface (ASI) in TAD5142 can be selected through MD1 and MD2 Pins in target mode of operation. The TAD5142 also supports 1.8V AVDD operation in target mode with 32-bit word length. 表 6-3 shows the configuration table for setting the word length, AVDD supply voltage and interpolation filter type applicable in Target Mode. In controller mode, AVDD supply mode is 3.3V, word length of 32-bits is supported, interpolation filter is configured in the linear-phase and the MD1 and MD2 Pins control the system clock configuration described in 表 6-8.

表 6-3. Word Length, Supply Mode, and Interpolation Filter Selection

MD2		WORD LENGTH, SUPPLY MODE, AND INTERPOLATION FILTER SELECTION (Valid for Target Mode only)
Low	Low	AVDD=3.3V, Word Length=32, Linear-phase Filter
Low	High	AVDD=1.8V, Word Length=32, Linear-phase Filter
High	Low	AVDD=3.3V, Word Length=24, Linear-phase Filter
High	High	AVDD=3.3V, Word Length=32, Low-latency phase Filter

The TAD5142 also offers daisy chain option for TDM mode of operation. This option is auto enabled whenever device is selected to be in TDM Mode with MD0. MD6 Pin acts as a Daisy Chain output in this mode. In this case, for a TDM with N slots, the device plays the audio present on the last 2 slots, and the remaining slots are shifted to the right and sent on the MD6 pin, as shown in the block diagram in the \boxtimes 6-2.

Product Folder Links: TAD5142

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

15






図 6-2. Daisy Chain in TDM Mode Block Diagram

6.3.2.1 Time Division Multiplexed Audio (TDM) Interface

In TDM mode, also known as DSP mode, the rising edge of FSYNC starts the data transfer with the slot 0 data first. Immediately after the slot 0 data transmission, the remaining slot data are transmitted in order. FSYNC and each data bit is transmitted on the rising edge of BCLK and received on the falling edge of BCLK. \boxtimes 6-3 and \boxtimes 6-4 show the protocol timing for TDM operation with various configurations. DOUT refers to the Daisy Chain Output.




図 6-3. TDM Mode Protocol Timing (MD0 shorted to ground with 4.7K Ohms) in Target Mode




図 6-4. TDM Mode Protocol Timing (MD0 shorted to AVDD with 4.7K Ohms) in Controller Mode

For proper operation of the audio bus in TDM mode, the number of bit clocks per frame must be greater than or equal to the number of active input and output channels times the configured word length of the input and output channel data. The DOUT pin is in a Hi-Z state for the extra unused bit clock cycles. The device supports FSYNC as a pulse with a 1-cycle-wide bit clock, but also supports multiples as well.

6.3.2.2 Inter IC Sound (I2S) Interface

The standard I²S protocol is defined for only two channels: left and right. In I²S mode, the MSB of the left slot 0 is received on the rising edge of BCLK in the second cycle after the *falling* edge of FSYNC. The MSB of the right slot 0 is received on the rising edge of BCLK in the second cycle after the *rising* edge of FSYNC. Each subsequent data bit is received on the rising edge of BCLK. In controller mode, FSYNC is transmitted on the falling edge of BCLK. \boxtimes 6-5 and \boxtimes 6-6 show the protocol timing for I²S operation in target and controller mode of operation.




図 6-5. I²S Mode Protocol Timing (MD0 shorted to ground) in Target Mode




図 6-6. I²S Protocol Timing (MD0 shorted to AVDD) in Controller Mode

For proper operation of the audio bus in I²S mode, the number of bit clocks per frame must be greater than or equal to the number of active input channels (including left and right slots) times the configured word length of the input channel data.

6.3.2.3 Left-Justified (LJ) Interface

The standard LJ protocol is defined for only two channels: left and right. In LJ mode, the MSB of the left slot 0 is received in the same BCLK cycle after the *rising* edge of FSYNC. Each subsequent data bit is received on the

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

17



rising edge of BCLK. The MSB of the right slot 0 is received in the same BCLK cycle after the *falling* edge of FSYNC. \boxtimes 6-7 illustrates the protocol timing for LJ operation in target mode of coperation.




図 6-7. LJ Mode Standard Protocol Timing (MD0 shorted to AVDD with 22K Ohms) in Target Mode

For proper operation of the audio bus in LJ mode, the number of bit clocks per frame must be greater than or equal to the number of active input channels (including left and right slots) times the configured word length of the input channel data.

6.3.3 Phase-Locked Loop (PLL) and Clock Generation

The device uses an integrated, low-jitter, phase-locked loop (PLL) to generate internal clocks required for the DAC modulators and digital filter engine, as well as other control blocks.

In target mode of operation, the device supports the various output data sample rates (of the FSYNC signal frequency) and the BCLK to FSYNC ratio to configure all clock dividers, including the PLL configuration, internally without host programming. $\frac{1}{2}$ 6-4 to $\frac{1}{2}$ 6-7 list the supported FSYNC and BCLK frequencies depending on IOVDD Supply.

表 6-4. Supported FSYNC (Multiples or Submultiples of 48 kHz) and BCLK Frequencies (IOVDD - 3.3V Operation)

			-	uti 011,				
		BCLK (MHz)						
BCLK TO FSYNC RATIO	FSYNC (8 kHz)	FSYNC (16 kHz)	FSYNC (24 kHz)	FSYNC (32 kHz)	FSYNC (48 kHz)	FSYNC (96 kHz)	FSYNC (192 kHz)	
16	Reserved	0.256	0.384	0.512	0.768	1.536	3.072	
24	Reserved	0.384	0.576	0.768	1.152	2.304	4.608	
32	0.256	0.512	0.768	1.024	1.536	3.072	6.144	
48	0.384	0.768	1.152	1.536	2.304	4.608	9.216	
64	0.512	1.024	1.536	2.048	3.072	6.144	12.288	
96	0.768	1.536	2.304	3.072	4.608	9.216	18.432	
128	1.024	2.048	3.072	4.096	6.144	12.288	24.576	
192	1.536	3.072	4.608	6.144	9.216	18.432	Reserved	
256	2.048	4.096	6.144	8.192	12.288	24.576	Reserved	
384	3.072	6.144	9.216	12.288	18.432	Reserved	Reserved	
512	4.096	8.192	12.288	16.384	24.576	Reserved	Reserved	

表 6-5. Supported FSYNC (Multiples or Submultiples of 44.1 kHz) and BCLK Frequencies (IOVDD - 3.3V Operation)

			- P	utioii,					
		BCLK (MHz)							
BCLK TO FSYNC RATIO	FSYNC (7.35 kHz)	FSYNC (14.7 kHz)	FSYNC (22.05 kHz)	FSYNC (29.4 kHz)	FSYNC (44.1 kHz)	FSYNC (88.2 kHz)	FSYNC (176.4 kHz)		
16	Reserved	Reserved	0.3528	0.4704	0.7056	1.4112	2.8224		
24	Reserved	0.3528	0.5292	0.7056	1.0584	2.1168	4.2336		
32	Reserved	0.4704	0.7056	0.9408	1.4112	2.8224	5.6448		
48	0.3528	0.7056	1.0584	1.4112	2.1168	4.2336	8.4672		
64	0.4704	0.9408	1.4112	1.8816	2.8224	5.6448	11.2896		
96	0.7056	1.4112	2.1168	2.8224	4.2336	8.4672	16.9344		
128	0.9408	1.8816	2.8224	3.7632	5.6448	11.2896	22.5792		
192	1.4112	2.8224	4.2336	5.6448	8.4672	16.9344	Reserved		
256	1.8816	3.7632	5.6448	7.5264	11.2896	22.5792	Reserved		
384	2.8224	5.6448	8.4672	11.2896	16.9344	Reserved	Reserved		
512	3.7632	7.5264	11.2896	15.0528	22.5792	Reserved	Reserved		

表 6-6. Supported FSYNC (Multiples or Submultiples of 48 kHz) and BCLK Frequencies (IOVDD - 1.8V Operation)

		BCLK (MHz)						
BCLK TO FSYNC RATIO	FSYNC (8 kHz)	FSYNC (16 kHz)	FSYNC (24 kHz)	FSYNC (32 kHz)	FSYNC (48 kHz)	FSYNC (96 kHz)	FSYNC (192 kHz)	
16	Reserved	0.256	0.384	0.512	0.768	1.536	3.072	
24	Reserved	0.384	0.576	0.768	1.152	2.304	4.608	

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

19

Product Folder Links: TAD5142



表 6-6. Supported FSYNC (Multiples or Submultiples of 48 kHz) and BCLK Frequencies (IOVDD - 1.8V Operation) (続き)

				, (1)22,					
		BCLK (MHz)							
BCLK TO FSYNC RATIO	FSYNC (8 kHz)	FSYNC (16 kHz)	FSYNC (24 kHz)	FSYNC (32 kHz)	FSYNC (48 kHz)	FSYNC (96 kHz)	FSYNC (192 kHz)		
32	0.256	0.512	0.768	1.024	1.536	3.072	6.144		
48	0.384	0.768	1.152	1.536	2.304	4.608	9.216		
64	0.512	1.024	1.536	2.048	3.072	6.144	12.288		
96	0.768	1.536	2.304	3.072	4.608	9.216	Reserved		
128	1.024	2.048	3.072	4.096	6.144	12.288	Reserved		
192	1.536	3.072	4.608	6.144	9.216	Reserved	Reserved		
256	2.048	4.096	6.144	8.192	12.288	Reserved	Reserved		
384	3.072	6.144	9.216	12.288	Reserved	Reserved	Reserved		
512	4.096	8.192	12.288	Reserved	Reserved	Reserved	Reserved		

表 6-7. Supported FSYNC (Multiples or Submultiples of 44.1 kHz) and BCLK Frequencies (IOVDD - 1.8V Operation)

		BCLK (MHz)						
BCLK TO FSYNC RATIO	FSYNC (7.35 kHz)	FSYNC (14.7 kHz)	FSYNC (22.05 kHz)	FSYNC (29.4 kHz)	FSYNC (44.1 kHz)	FSYNC (88.2 kHz)	FSYNC (176.4 kHz)	
16	Reserved	Reserved	0.3528	0.4704	0.7056	1.4112	2.8224	
24	Reserved	0.3528	0.5292	0.7056	1.0584	2.1168	4.2336	
32	Reserved	0.4704	0.7056	0.9408	1.4112	2.8224	5.6448	
48	0.3528	0.7056	1.0584	1.4112	2.1168	4.2336	8.4672	
64	0.4704	0.9408	1.4112	1.8816	2.8224	5.6448	11.2896	
96	0.7056	1.4112	2.1168	2.8224	4.2336	8.4672	Reserved	
128	0.9408	1.8816	2.8224	3.7632	5.6448	11.2896	Reserved	
192	1.4112	2.8224	4.2336	5.6448	8.4672	Reserved	Reserved	
256	1.8816	3.7632	5.6448	7.5264	11.2896	Reserved	Reserved	
384	2.8224	5.6448	8.4672	11.2896	Reserved	Reserved	Reserved	
512	3.7632	7.5264	11.2896	Reserved	Reserved	Reserved	Reserved	

In the controller mode of operation, the device uses the MD3 pin, as the system clock, CCLK for the reference input clock source. In target mode of operation, the MD3 pin should be grounded.

The device provides flexibility in FSYNC selection with a supported system clock frequency option of either 256 \times f_S or 128 \times f_S or a fixed 48/44.1KSPS or 96/88.2KSPS as configured using the MD1 and MD2 pins.

The table $\frac{1}{2}$ 6-8 shows the FSYNC and BCLK selection for the controller mode using the MD1 and MD2 pins. In controller mode of operation, AVDD = 3.3V and Word-Length = 32.

表 6-8. System Clock Selection for the Controller Mode

MD2	MD1	SYSTEM CLOCK SELECTIO	SYSTEM CLOCK SELECTION (Valid for Controller Mode only)				
		FSYNC	I ² S Mode	TDM Mode			
Low	Low	FSYNC = CCLK/256	BCLK = 64*f _S	For FSYNC<=48KSPS, BCLK = 256*f _S , for			
Low	High	FSYNC = CCLK/128		$ 48KSPS96KSPS, BCLK = 64*f_S$			
High	Low	FSYNC = 96/88.2KSPS		BCLK = 128*f _S			
High	High	FSYNC = 48/44.1KSPS		BCLK = 256*f _S			

See 表 6-2 for the MD1 and MD2 pin function in the target mode of operation.

世) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TAD5142*

6.3.4 Analog Output Configurations

The device supports playback of two channels using the high-performance stereo DAC. The device consists of two pairs of analog output pins (OUTxP and OUTxM) which can be configured in single-ended or differential input mode by setting MD4 and MD5 pins. The input source for these channels is from TDM/I²S/LJ interface.

表 6-9 shows the analog output configuration modes available with MD4 and MD5 pins.

表 6-9. Analog Output Configurations	3
-------------------------------------	---

MD5	MD4	ANALOG OUTPUT CONFIGURATION
Low	Low	Differential Output; Line-out only
Low	High	Differential Output; Receiver/Headphone load or Line-out
High	Low	Single-ended output; Line-out only
High	High	Pseudo differential output with external common-mode sense; Headphone load only

☑ 6-8 to ☑ 6-10 show the typical configuration diagrams for the various output modes.




図 6-8. Typical Application Diagram for Differential Output Connection




図 6-9. Typical Application Diagram for Single-ended Output Connection




図 6-10. Typical Application Diagram for Pseudo-differential Output Connection with External Common-Mode Sense

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

21



The device also supports channel select configurations to enable mono or stereo outptut in I^2S and LJ Modes. This can be configured by setting MD6 pin. \gtrsim 6-10 shows the control for this feature with MD6 configuration. DAC Channel-2 is disabled when MD6 pin is set to High. In TDM mode, MD6 pin function is as described in \boxtimes 6-2.

表 6-10. Output Channel Select configuration in I²S and LJ Modes

MD6 ANALOG OUTPUT CONFIGURATION	
Low	Stereo DAC
High	Mono 1-Channel DAC (OUT1x enabled, OUT2x disabled)

6.3.5 Reference Voltage

All audio data converters require a DC reference voltage. The TAD5142 achieves low-noise performance by internally generating a low-noise reference voltage. This reference voltage is generated using a band-gap circuit with high PSRR performance. This audio converter reference voltage must be filtered externally using a minimum $1\mu F$ capacitor connected from the VREF pin to the device ground (VSS). The value of this reference voltage, VREF, is set to 2.75V, which in turn supports a $2V_{RMS}$ differential full-scale output to the device. The required minimum AVDD voltage for this VREF voltage is 3V. When the device is configured for 1.8V AVDD supply voltage, the voltage on the VREF pin is 1.375V, which supports a $1V_{RMS}$ differential full-scale output to the device. Do not connect any external load to the VREF pin.

Product Folder Links: TAD5142

Copyright © 2024 Texas Instruments Incorporated



6.3.6 DAC Signal-Chain

☑ 6-11 shows the key components of the playback signal chain.



図 6-11. DAC Signal-Chain Processing Flowchart

The DAC signal chain offers a highly flexible low-noise playback path for low-noise and high-fidelity audio applications. This low-noise and low-distortion, multi-bit, delta-sigma DAC enables the TAD5142 to achieve a high dynamic range in very low power. Moreover, the DAC architecture has inherent anti-alias filtering with a high rejection of out-of-band frequency noise around multiple modulator frequency components. Therefore, the device prevents noise from aliasing into the audio band. The TAD5142 also integrates, high-performance multi-stage digital interpolation filter sharply cuts off any out-of-band frequency noise with high stop-band attenuation.

23

Product Folder Links: TAD5142

6.3.6.1 Digital Interpolation Filters

The device playback channel includes a high dynamic range, built-in digital interpolation filter to process the input data stream to generate digital data stream for multibit delta-sigma ($\Delta\Sigma$) modulator. The interpolation filters in the device can be selected to linear phase or low-latency filters based on the state of the MD2 and MD1 pins according to $\frac{1}{2}$ 6-3. This makes them suitable for a wide variety of audio applications. Following section describes the filter response for different samples rates.

6.3.6.1.1 Linear-phase filters

The linear-phase interpolation filters are the default filters set by the device and can be used for all applications that require a perfect linear phase with zero-phase deviation within the pass-band specification of the filter. The filter performance specifications and various plots for all supported output sampling rates are listed in this section.

6.3.6.1.1.1 Sampling Rate: 8kHz or 7.35kHz

 \boxtimes 6-12 and \boxtimes 6-13 respectively show the magnitude response and the pass-band ripple for this interpolation filter with a sampling rate of 8kHz or 7.35kHz, and \gtrless 6-11 lists its specifications.




図 6-12. Linear-phase Interpolation Filter Magnitude Response




図 6-13. Linear-phase Interpolation Filter Pass-Band Ripple

表 6-11. Linear-phase Interpolation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT	
Pass-band ripple	Frequency range is 0 to 0.455 × f _S	-0.17	0.03	dB	
Stop-band attenuation	Frequency range is 0.6 × f _S to 4 × f _S	80.4		dB	
Stop-band attenuation	Frequency range is 4 × f _S to 7.431 × f _S	86.9		ub ub	
Group delay or latency	Frequency range is 0 to 0.455 × f _S		16	1/f _S	

世) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TAD5142*

6.3.6.1.1.2 Sampling Rate: 16kHz or 14.7kHz

図 6-14 and 図 6-15 respectively show the magnitude response and the pass-band ripple for this interpolation filter with a sampling rate of 16kHz or 14.7kHz, and 表 6-12 lists its specifications.





図 6-14. Linear-phase Interpolation Filter Magnitude Response



☑ 6-15. Linear-phase Interpolation Filter Pass-Band Ripple

表 6-12. Linear-phase Interpolation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.455 × f _S	-0.17		0.03	dB
Otan bandattanation	Frequency range is 0.6 × f _S to 4 × f _S	80.4			40
Stop-band attenuation	Frequency range is 4 × f _S to 7.431 × f _S	86.9			dB
Group delay or latency	Frequency range is 0 to 0.455 × f _S		16		1/f _S

6.3.6.1.1.3 Sampling Rate: 24kHz or 22.05kHz

 \boxtimes 6-16 and \boxtimes 6-17 respectively show the magnitude response and the pass-band ripple for this interpolation filter with a sampling rate of 24kHz or 22.05kHz, and \gtrsim 6-13 lists its specifications.




図 6-16. Linear-phase Interpolation Filter Magnitude Response




図 6-17. Linear-phase Interpolation Filter Pass-Band Ripple

表 6-13. Linear-phase Interpolation Filter Specifications

		•			
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.455 × f _S	-0.05		0.03	dB
Stop-band attenuation	Frequency range is 0.58 × f _S to 4 × f _S	81.9			dD
	Frequency range is 4 × f _S to 8 × f _S	87.7			dB

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

25




表 6-13. Linear-phase Interpolation Filter Specifications (続き)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Group delay or latency	Frequency range is 0 to 0.455 × f _S		17.6		1/f _S

6.3.6.1.1.4 Sampling Rate: 32kHz or 29.4kHz

☑ 6-18 and ☑ 6-19 respectively show the magnitude response and the pass-band ripple for this interpolation filter with a sampling rate of 32kHz or 29.4kHz, and 表 6-14 lists its specifications.



Magnitude Response




図 6-19. Linear-phase Interpolation Filter Pass-Band Ripple

表 6-14. Linear-phase Interpolation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.455 × f _S	-0.05		0.03	dB
04	Frequency range is 0.58 × f _S to 4 × f _S	81.9			dB
Stop-band attenuation	Frequency range is 4 × f _S to 8 × f _S	87.6			αв
Group delay or latency	Frequency range is 0 to 0.455 × f _S		17.6		1/f _S

6.3.6.1.1.5 Sampling Rate: 48kHz or 44.1kHz

☑ 6-20 and ☑ 6-21 respectively show the magnitude response and the pass-band ripple for this interpolation filter with a sampling rate of 48kHz or 44.1kHz, and 表 6-15 lists its specifications.




図 6-20. Linear-phase Interpolation Filter Magnitude Response




図 6-21. Linear-phase Interpolation Filter Pass-**Band Ripple**

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

表 6-15. Linear-phase Interpolation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.455 × f _S	-0.09		0.02	dB
Stop-band attenuation	Frequency range is 0.58 × f _S to 4 × f _S	82			dB
Stop-parid attenuation	Frequency range is 4 × f _S to 7.423 × f _S	89.1			uБ
Group delay or latency	Frequency range is 0 to 0.455 × f _S		17.3		1/f _S

6.3.6.1.1.6 Sampling Rate: 96kHz or 88.2kHz

図 6-22 and 図 6-23 respectively show the magnitude response and the pass-band ripple for this interpolation filter with a sampling rate of 96kHz or 88.2kHz, and 表 6-16 lists its specifications.




表 6-16. Linear-phase Interpolation Filter Specifications

ever a present a							
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
Pass-band ripple	Frequency range is 0 to 0.455 × f _S	-0.23		0.04	dB		
Stop-band attenuation	Frequency range is 0.58 × f _S to 2 × f _S	82.4			dB		
Stop-band attendation	Frequency range is 2 × f _S to 3.422 × f _S	85.1			uБ		
Group delay or latency	Frequency range is 0 to 0.455 × f _S		16.7		1/f _S		

6.3.6.1.1.7 Sampling Rate: 192kHz or 176.4kHz

図 6-24 and 図 6-25 respectively show the magnitude response and the pass-band ripple for this interpolation filter with a sampling rate of 192kHz or 176.4kHz, and 6-17 lists its specifications.






図 6-24. Linear-phase Interpolation Filter Magnitude Response




図 6-25. Linear-phase Interpolation Filter Pass-Band Ripple

表 6-17. Linear-phase Interpolation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.258 × f _S	-0.67		0.67	dB
Otana hanalastana atian	Frequency range is 0.391 × f _S to 1 × f _S	77.7			dB
Stop-band attenuation	Frequency range is 1 × f _S to 1.612 × f _S	81.1			uБ
Group delay or latency	Frequency range is 0 to 0.258 × f _S		10.7		1/f _S

Product Folder Links: TAD5142


資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

6.3.6.1.2 Low-latency Filters

For applications where low latency with minimal phase deviation (within the audio band) is critical, the low-latency interpolation filters on the TAD5142 can be used. The device supports these filters with a group delay of approximately seven samples with an almost linear phase response within the $0.376 \times f_S$ frequency band. This section provides the filter performance specifications and various plots for all supported output sampling rates for the low-latency filters.

6.3.6.1.2.1 Sampling Rate: 24kHz or 22.05kHz






図 6-26. Low-latency Interpolation Filter Magnitude Response

図 6-27. Low-latency Interpolation Filter Pass-Band Ripple and Phase Deviation


表 6-18. Low-latency Interpolation Filter Specifications


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Pass-band ripple	Frequency range is 0 to 0.455 × f _S	-0.12		-0.01	dB	
Stop-band attenuation	Frequency range is 0.599 × f _S to 4 × f _S	88.9			dB	
Stop-barid atteridation	Frequency range is 4 × f _S to 7.414 × f _S	89			uБ	
Group delay or latency	Frequency range is 0 to 0.376 × f _S		7.19		1/f _S	
Group delay deviation	Frequency range is 0 to 0.376 × f _S	-0.088		0.088	1/f _S	
Phase deviation	nase deviation Frequency range is 0 to 0.376 × f _S			0.36	Degrees	

6.3.6.1.2.2 Sampling Rate: 32kHz or 29.4kHz

図 6-28 shows the magnitude response and 図 6-29 shows the pass-band ripple and phase deviation for this interpolation filter with a sampling rate of 32kHz or 29.4kHz. $\frac{1}{2}$ 6-19 lists its specifications.







Response


図 6-28. Low-latency Interpolation Filter Magnitude | 図 6-29. Low-latency Interpolation Filter Pass-Band Ripple and Phase Deviation

表 6-19. Low-latency Interpolation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.455 × f _S	-0.12		-0.01	dB
Stop-band attenuation	Frequency range is 0.599 × f _S to 4 × f _S	88.9			dB
Stop-band attendation	Frequency range is 4 × f _S to 7.414 × f _S	89			uБ
Group delay or latency	Frequency range is 0 to 0.376 × f _S		7.19		1/f _S
Group delay deviation	Frequency range is 0 to 0.376 × f _S	-0.088		0.088	1/f _S
Phase deviation	Frequency range is 0 to 0.376 × f _S	-0.31		0.36	Degrees

6.3.6.1.2.3 Sampling Rate: 48kHz or 44.1kHz

interpolation filter with a sampling rate of 48kHz or 44.1kHz. 表 6-20 lists its specifications.






図 6-30. Low-latency Interpolation Filter Magnitude Response

図 6-31. Low-latency Interpolation Filter Pass-Band **Ripple and Phase Deviation**

表 6-20. Low-latency Interpolation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Pass-band ripple	Frequency range is 0 to 0.455 × f _S	-0.12		-0.01	dB	
Stop-band attenuation	Frequency range is 0.599 × f _S to 4 × f _S	88.9			dB	
Stop-barid attendation	Frequency range is 4 × f _S to 7.414 × f _S	89			uВ	
Group delay or latency	Frequency range is 0 to 0.376 × f _S		7.19		1/f _S	
Group delay deviation	Frequency range is 0 to 0.376 × f _S	-0.088		0.088	1/f _S	

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

表 6-20. Low-latency Interpolation Filter Specifications (続き)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Phase deviation	Frequency range is 0 to 0.376 × f _S	-0.31		0.36	Degrees

6.3.6.1.2.4 Sampling Rate: 96kHz or 88.2kHz

図 6-32 shows the magnitude response and \boxtimes 6-33 shows the pass-band ripple and phase deviation for this interpolation filter with a sampling rate of 96kHz or 88.2kHz. 表 6-21 lists its specifications.




表 6-21. Low-latency Interpolation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Pass-band ripple	Frequency range is 0 to 0.456 × f _S	-0.07		0	dB	
Stop-band attenuation	Frequency range is 0.595 × f _S to 2 × f _S	79.9			dB	
Stop-barid atteridation	Frequency range is 2 × f _S to 3.405 × f _S	79.9			db	
Group delay or latency	Frequency range is 0 to 0.376 × f _S		6.39		1/f _S	
Group delay deviation	Frequency range is 0 to 0.376 × f _S	-0.078		0.022	1/f _S	
Phase deviation	Frequency range is 0 to 0.376 × f _S	-0.268		0.022	Degrees	

6.3.6.1.2.5 Sampling Rate: 192kHz or 176.4kHz


図 6-34 shows the magnitude response and \boxtimes 6-35 shows the pass-band ripple and phase deviation for this interpolation filter with a sampling rate of 192kHz or 176.4kHz. 表 6-22 lists its specifications.


資料に関するフィードバック(ご意見やお問い合わせ)を送信

31

Product Folder Links: TAD5142







Iter Magnitude 図 6-35. Low-latency Interpolation Filter Pass-Band Ripple and Phase Deviation

表 6-22. Low-latency Interpolation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.452 × f _S	-0.005		0	dB
Stop-band attenuation	Frequency range is 0.6 × f _S to 1 × f _S	86.9			dB
Stop-band attendation	Frequency range is 1 × f _S to 1.401 × f _S	86.9			uБ
Group delay or latency	Frequency range is 0 to 0.376 × f _S		5.41		1/f _S
Group delay deviation	Frequency range is 0 to 0.376 × f _S	-0.055		0.055	1/f _S
Phase deviation	Frequency range is 0 to 0.376 × f _S	-0.177		0.21	Degrees

6.4 Device Functional Modes

6.4.1 Active Mode

The device wakes up in active mode when AVDD and IOVDD are available. MD0 pin sets the type of audio serial interface and should be configured along with the supplies. Further, configure all other hardware control mode pins (MD1, MD2, MD3, MD4,MD5 and MD6) for the desired mode of operation before enabling the clocks for the device.

In active mode, when the audio clocks are available, the device automatically powers up the DAC channels and starts transmitting and playing data over the audio serial interface as per the configurations. If the clocks are stopped, then the device auto powers down the DAC channels.

Stopping the clocks or clock-error triggers an interrupt on the GPO pin. This is a latched interrupt that can be cleared by power-cycling the device supplies.

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated

7 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The TAD5142 is a pin or hardware controlled stereo, high-performance audio DAC that supports sample rates of up to 192kHz. The device can be configured by controlling the Mode pins MD0 to MD6 and can support 1.8V or 3.3V AVDD analog power supply along with flexible digital audio serial interfaces of I²S/TDM/LJ. The device also supports various output configurations like 2-channel differential, single-ended or psuedo-differential with external common-mode sense outputs with options for headphone and line-out drive capabilities.

7.2 Typical Application

7.2.1 Application

☑ 7-1 shows a typical configuration of the TAD5142 for an application using a 2-channel differential line-out operation with a Target Mode I²S audio serial data interface.




図 7-1. Stereo Differential Line-out in Target I²S Mode, Block Diagram

Product Folder Links: TAD5142

7.2.2 Design Requirements

表 7-1 lists the typical design parameters for this application.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

33



表 7-1. Design Parameters

PARAMETER	VALUE
AVDD	1.8V or 3.3V
IOVDD	1.8V or 3.3V
AVDD supply current consumption	17mA, with AVDD = 3.3V
IOVDD supply current consumption	0.06mA, with IOVDD = 3.3V
Load on OUT1M, OUT1P, OUT2M, OUT2P	>600 ohms

7.2.3 Detailed Design Procedure


This section describes the necessary steps to configure the TAD5142 for this specific application.


- 1. Audio serial interface (ASI) Mode is configured based on the MD0 pin setting which needs to be provided along with the power-supplies. Configure MD0 to be either pulled up to AVDD or down to VSS with appropriate resistor value. MD0 is configured to be grounded for this use case.
- 2. Apply power to the device:
 - a. Power up the IOVDD and AVDD power supplies.
 - b. Ensure that MD0 pin setting is stable as soon as power supplies are up and wait for at least 2ms to allow the device to initialize the internal registers for this mode of operation.
 - c. The device now is in sleep mode (low-power mode <1mA).
- 3. Configure the Mode pins MD1 to MD6 as per the system requirements:
 - a. Pull up to IOVDD or pull down to VSS on MD1 to MD6 pins as per the required configuration. All the pins are grounded for this use case.
- 4. Apply the ASI Clocks (BCLK and FSYNC) to wake up the device.
- 5. To put the device back in sleep mode, stop the clocks:
 - a. Wait at least 100ms to allow the device to complete the shutdown sequence.
 - b. Change the device mode configurations by changing MD1 to MD6 as per requirement.
- 6. To change the ASI mode, re-configure MD0 pin and power-cycle the device.
- 7. Repeat steps 1-6 as required for mode transitions.

7.2.4 Application Performance Plots

At T_A = 25°C, AVDD = 3.3V, IOVDD = 3.3V, f_{IN} = 1kHz sinusoidal signal, f_S = 48kHz, 32-bit audio data, BCLK = 256× f_S , TDM target mode, and linear phase interpolation filter, with 1200 Ω line-out load in differential configuration; measured filter free with an Audio Precision with a 20Hz to 20kHz un-weighted bandwidth, unless otherwise noted

Product Folder Links: TAD5142






資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

7.3 Power Supply Recommendations

The power supply sequence between the IOVDD and AVDD rails can be applied in any order. MD0 pin should be provided along with the power supplies and should be stable as soon as the supplies are settled to the recommended operating voltage levels. Only initiate the clocks to initialize the device after all the other Mode pins (MD1 to MD6) are also stable.



☑ 7-4. Power Supply Sequencing Requirement Timing Diagram

Make sure that the supply ramp rate is slower than $0.1V/\mu s$ and that the wait time between a power-down and a power-up event is at least 100ms.

The TAD5142 supports a single AVDD supply operation by integrating an on-chip digital regulator, DREG and integrated internal analog regulator.

7.4 Layout

7.4.1 Layout Guidelines

Each system design and printed circuit board (PCB) layout is unique. The layout must be carefully reviewed in the context of a specific PCB design. However, the following guidelines can optimize the device performance:

- Connect the thermal pad to ground. Use a via pattern to connect the device thermal pad, which is the area directly under the device, to the ground planes. This connection helps dissipate heat from the device.
- Use the same ground between VSS and VSSA to avoid any potential voltage difference between them.
- The decoupling capacitors for the power supplies must be placed close to the device pins.
- Route the analog differential audio signals differentially on the PCB for better noise immunity. Avoid crossing digital and analog signals to prevent undesirable crosstalk.
- Avoid running high-frequency clock and control signals near OUTxx pins where possible.
- The device internal voltage references must be filtered using external capacitors. Place the filter capacitors near the VREF pin for good performance.
- Provide a direct connection from the VREF external capacitor ground terminal to the VSS pin.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

35

Use ground planes to provide the lowest impedance for power and signal current between the device and the
decoupling capacitors. Treat the area directly under the device as a central ground area for the device, and
all device grounds must be connected directly to that area.

7.4.2 Layout Example




図 7-5. Example Layout

8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation see the following:

Texas Instruments, TAx5x42EVM-K Hardware Control Evaluation Module User's Guide

8.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

8.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

8.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (January 2024) to Revision A (October 2024)

Page

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

37

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated



www.ti.com 17-Oct-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TAD5142IRGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TAD5142	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Oct-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAD5142IRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Oct-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TAD5142IRGER	VQFN	RGE	24	3000	367.0	367.0	35.0	

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK-NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated