

# TAS2770 20W デジタル入力、モノラル Class-D オーディオ・アンプ、スピーカ IV 検出機能

## 1 特長

- 高性能モノラル Class-D アンプ
  - 1% THD+N で 20W (4Ω, 16V)
  - 1% THD+N で 15.4W (4Ω, 12.6V)
- 1W で 0.03% THD+N (4Ω, VBAT = 12.6V)
- A-Weighted アイドル・チャンネル・ノイズ: 32μVrms
- 20~20kHz において 90dB PSRR, 200mV<sub>PP</sub> リップル
- 1W で 82.5% の効率 (4Ω, VBAT = 12.6V)
- ハードウェア・シャットダウン時の VBAT 電流: 1μA 未満
- 42mW/63mW のアイドル時消費電力 (8.4V/12.6V)
- スピーカへの電圧および電流検出
- I/V スピーカ検出によるリアルタイム診断機能
  - 過電流
    - 短絡 (電源への短絡、グランドへの短絡、および端子間の短絡)
    - 過熱
- VBAT トラッキング・ピーク電圧リミッターとブラウンアウト防止
- 44.1kHz~192kHz のサンプル・レート
- 柔軟なユーザー・インターフェイス
  - I<sup>2</sup>S/TDM: 8 チャンネル (32 ビット/96kHz)
  - I<sup>2</sup>C: 8 つの選択可能なアドレス
- MCLK フリー動作
- 低いポップおよびクリック
- 電源
  - VBAT: 4.5V~16V
  - AVDD: 1.8V
- 拡散スペクトラムの低 EMI モード
- 過熱および過電流保護

## 2 アプリケーション

- ノート PC
- Bluetooth スピーカ
- ホーム・オートメーション
- スマート・スピーカ/IoT

## 3 概要

TAS2770 はモノラル、デジタル入力の Class-D オーディオ・アンプで、小型のスピーカを効率的に駆動できるよう最適化されています。出力電力、保護機能、パッケージにより、TAS2770 はスマート・スピーカ、Bluetooth スピーカ、ホーム・オートメーション・デバイス、ノート PC、タブレットに最適です。

Class-D アンプは、16V で 4Ω 負荷に 20W の連続電力を供給し、16V では 15W を 8Ω 負荷に供給し、いずれも 1% THD です。4.5~16V の広い電圧入力範囲と高出力電力により、このアンプはバッテリー電源またはライン電源システムで動作するのに十分な汎用性を実現します。

ブラウンアウト防止機能はピーク電圧を追跡し、利用可能な電圧を超えないようにゲインを自動的に制限します。このハードウェア実装機能により、アンプのシステム電源への要求が減少し、オーディオ・カット・アウトとシステム・シャットダウンの両方を防止します。


TAS2770 は、従来のアンプとして、またはホスト・ベースのスピーカ保護アルゴリズムとともに使用できます。内蔵のスピーカ電圧および電流センスにより、リターン I<sup>2</sup>S パスを介して、保護アルゴリズムにスピーカの状態をリアルタイムでフィードバックできます。

I<sup>2</sup>S/TDM + I<sup>2</sup>C により、最大 8 個のデバイスが同じバスを共有できます。

TAS2770 デバイスは 26 ピン、0.4mm ピッチの QFN で供給され、PCB 上の占有面積が小さくなります。

### 製品情報

| 部品番号       | パッケージ | 本体サイズ (公称)   |
|------------|-------|--------------|
| TAS2770    | QFN   | 4mm × 3.5mm  |
| TAS2770    | DSBGA | 2mm × 2.52mm |
| SNP002770  | QFN   | 4mm × 3.5mm  |
| SNP002770  | DSBGA | 2mm × 2.52mm |
| TAS5770LC0 | DSBGA | 2mm × 2.52mm |



Copyright © 2016, Texas Instruments Incorporated

### 機能ブロック図



## Table of Contents


|  |    |  |    |
|--|----|--|----|
| <b>1 特長</b> .....                                | 1  | 8.2 Functional Block Diagram.....                                | 21 |
| <b>2 アプリケーション</b> .....                          | 1  | 8.3 Feature Description.....                                     | 21 |
| <b>3 概要</b> .....                                | 1  | 8.4 Device Functional Modes.....                                 | 24 |
| <b>4 Revision History</b> .....                  | 2  | 8.5 Register Maps.....   | 50 |
| <b>5 Pin Configuration and Functions</b> .....   | 3  | <b>9 Application and Implementation</b> .....                    | 77 |
| <b>6 Specifications</b> .....                    | 5  | 9.1 Application Information.....                                 | 77 |
| 6.1 Absolute Maximum Ratings.....                | 5  | 9.2 Typical Application.....                                     | 77 |
| 6.2 ESD Ratings.....                             | 5  | 9.3 Initialization Set Up.....                                   | 81 |
| 6.3 Recommended Operating Conditions.....        | 5  | <b>10 Power Supply Recommendations</b> .....                     | 84 |
| 6.4 Thermal Information.....                     | 5  | <b>11 Layout</b> .....   | 85 |
| 6.5 Electrical Characteristics.....              | 6  | 11.1 Layout Guidelines.....                                      | 85 |
| 6.6 I <sup>2</sup> C Timing Requirements.....    | 12 | 11.2 Layout Example.....   | 85 |
| 6.7 TDM Port Timing Requirements.....            | 13 | <b>12 Device and Documentation Support</b> .....                 | 90 |
| 6.8 PDM Port Timing Requirements.....            | 13 | 12.1 Receiving Notification of Documentation Updates..           | 90 |
| 6.9 Typical Characteristics.....                 | 14 | 12.2 Community Resources.....                                    | 90 |
| <b>7 Parameter Measurement Information</b> ..... | 20 | 12.3 Trademarks.....   | 90 |
| <b>8 Detailed Description</b> .....              | 21 | <b>13 Mechanical, Packaging, and Orderable Information</b> ..... | 91 |
| 8.1 Overview.....                                | 21 |  |    |

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


|   |             |
|---|-------------|
| <b>Changes from Revision D (August 2022) to Revision E (April 2023)</b>           | <b>Page</b> |
| • Updated <a href="#">表 8-70</a> .....  | 45          |
| • Updated <a href="#">図 8-64</a> .....  | 74          |
| <b>Changes from Revision C (October 2020) to Revision D (August 2022)</b>         | <b>Page</b> |
| • データシートに TAS5770LC0 デバイスを追加.....   | 1           |
| <b>Changes from Revision B (October 2018) to Revision C (October 2020)</b>        | <b>Page</b> |
| • フロント・ページの情報を変更.....   | 1           |
| • Changed VBAT Max in <a href="#">セクション 6.3</a> from 16 V to 18 V.....            | 5           |
| • Changed REV_ID.....   | 75          |
| <b>Changes from Revision A (December 2017) to Revision B (October 2018)</b>       | <b>Page</b> |
| • Changed From: Efficiency (%) To: VDD PSRR (dB) in <a href="#">図 6-15</a> .....  | 14          |
| • Changed From: Efficiency (%) To: VBAT PSRR (dB) in <a href="#">図 6-16</a> ..... | 14          |
| <b>Changes from Revision * (October 2017) to Revision A (December 2017)</b>       | <b>Page</b> |
| • TAS2770 を量産データとしてリリース.....  | 1           |

## 5 Pin Configuration and Functions



Drawing is Preliminary.

**5-1. QFN Package 26-Pin RJQ Top View**



**5-2. WCSP 30-Ball Top View**

表 5-1. Pin Functions

| PIN        |            |        | I/O | DESCRIPTION   |
|------------|------------|--------|-----|---|
| DSBGA      | QFN        | NAME   |     |   |
| D5         | 24         | AREG   | O   | Gate drive voltage regulator output. Decouple with cap to GND. Do not connect to external load.   |
| C1         | 9          | AVDD   | P   | Analog power input. Connect to 1.8V supply and decouple to GND with cap.  |
| A2         | 1          | BST_N  | I   | Class-D negative bootstrap. Connect a cap between BST_N and OUT_N.  |
| B2         | 4          | BST_P  | I   | Class-D positive bootstrap. Connect a cap between BST_P and OUT_P.  |
| D1         | 7          | DREG   | O   | Digital core voltage regulator output. Bypass to GND with a cap. Do not connect to external load.   |
| E2         | 14         | FSYNC  | I   | TDM Frame Sync.   |
| C2, E3, E4 | 10, 15, 16 | GND    | P   | Analog GND. Connect to PCB GND Plane.   |
| D2         | 8          | IOVDD  | P   | Digital IO Supply. Connect to the same 1.8 V supply that powers AVDD and decouple with a cap to GND.  |
| D4         | 20         | IRQZ   | O   | Open drain, active low interrupt pin. Pull up to IOVDD with resistor if optional internal pull up is not used.  |
| D3         | 19         | MODE   | I   | Mode detect pin. This pin can detect a short to IOVDD or GND, a 470 $\Omega$ connection to IOVDD or GND, a 2.2 k $\Omega$ connection to IOVDD or GND, a 10 k $\Omega$ connection to IOVDD or GND and a 47 k $\Omega$ connection to IOVDD. Minimize capacitive loading on this pin and do not connect to any other load. |
| A5, B5     | 26         | OUT_N  | O   | Class-D negative output.  |
| A3, B3     | 3          | OUT_P  | O   | Class-D positive output.  |
| F5         | 17         | PDMCK  | IO  | PDM Clock.  |
| E5         | 18         | PDMD   | I   | PDM Digital Input.  |
| A4, B4     | 2          | PGND   | P   | Class-D GND. Connect to PCB GND Plane.  |
| F1         | 13         | SBCLK  | I   | TDM Serial Bit Clock in TDM/I <sup>2</sup> C Mode.  |
| F4         | 23         | SCL    | I   | I <sup>2</sup> C Clock Pin. Pull up to IOVDD with a resistor.   |
| F3         | 22         | SDA    | IO  | I <sup>2</sup> C Data Pin. Pull up to IOVDD with a resistor.  |
| F2         | 11         | SDIN   | I   | TDM Serial Data Input.  |
| E1         | 12         | SDOUT  | IO  | TDM Serial Data Output in TDM/I <sup>2</sup> C Mode.  |
| C3         | 21         | SDZ    | I   | Active low hardware shutdown.   |
| C4, C5     | 25         | VBAT   | P   | Class-D power supply input. Connect to VBAT supply and decouple with a cap.   |
| B1         | 6          | VSNS_N | I   | Voltage Sense negative input. Connect to Class-D negative output after Ferrite bead filter.   |
| A1         | 5          | VSNS_P | I   | Voltage Sense positive input. Connect to Class-D positive output after Ferrite bead filter.   |

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

|   |  | MIN  | MAX | UNIT |
|---|--|------|-----|------|
| Supply Voltage  | AVDD                                   | -0.3 | 2   | V    |
|   | IOVDD                                  | -0.3 | 2   | V    |
|   | VBAT                                   | -0.3 | 18  | V    |
| Input voltage <sup>(2)</sup>  | Digital IOs referenced to IOVDD supply | -0.3 | 2.3 | V    |
| Operating free-air temperature, T <sub>A</sub> ; Device is functional and reliable, some performance characteristics may be degraded. |  | -40  | 85  | °C   |
| Performance free-air temperature, T <sub>P</sub> ; All performance characteristics are met.   |  | -20  | 70  | °C   |
| Operating junction temperature, T <sub>J</sub>  |  | -40  | 150 | °C   |
| Storage temperature, T <sub>stg</sub>   |  | -65  | 150 | °C   |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* can cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Procedures*. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability.
- (2) All digital inputs and IOs are failsafe.

### 6.2 ESD Ratings

|  |  | VALUE | UNIT |
|--|--|-------|------|
| V <sub>(ESD)</sub> Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±2500 | V    |
|  | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±1500 |      |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|                  |                                  | MIN  | NOM   | MAX  | UNIT |
|------------------|----------------------------------|------|-------|------|------|
| AVDD             | Supply voltage                   | 1.65 | 1.8   | 1.95 | V    |
| IOVDD            | Supply voltage                   | 1.65 | 1.8   | 1.95 | V    |
| VBAT             | Supply voltage                   | 4.5  |       | 16   | V    |
| V <sub>IH</sub>  | High-level digital input voltage |      | IOVDD |      | V    |
| V <sub>IL</sub>  | Low-level digital input voltage  |      | 0     |      | V    |
| R <sub>SPK</sub> | Minimum speaker impedance        | 3.2  |       |      | Ω    |
| L <sub>SPK</sub> | Minimum speaker inductance       | 10   |       |      | μH   |

### 6.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |  | TAS2770   | UNIT |
|-------------------------------|--|-----------|------|
|                               |  | QFN (RJQ) |      |
|                               |  | 26 PINS   |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 57.0      | °C/W |
| R <sub>θJC(top)</sub>         | Junction-to-case (top) thermal resistance    | 0.3       | °C/W |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 8.5       | °C/W |
| ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 0.2       | °C/W |
| ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 8.7       | °C/W |

| THERMAL METRIC <sup>(1)</sup> |  | TAS2770   | UNIT |
|-------------------------------|--|-----------|------|
|                               |  | QFN (RJQ) |      |
|                               |  | 26 PINS   |      |
| R <sub>θJC(bot)</sub>         | Junction-to-case (bottom) thermal resistance | NA        | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

T<sub>A</sub> = 25 °C, V<sub>BAT</sub> = 12.6 V, AVDD = IOVDD = 1.8 V, R<sub>L</sub> = 4 Ω + 33 μH, f<sub>in</sub> = 1 kHz, SSM, f<sub>s</sub> = 48 kHz, Gain = 21 dBV, SDZ = 1, Measured filter free using [セクション 7](#) (unless otherwise noted).

| PARAMETER   |   | TEST CONDITIONS  | MIN            | TYP          | MAX  | UNIT   |
|---|---|--|----------------|--------------|------|--------|
| <b>DIGITAL INPUT and OUTPUT</b>                         |   |  |                |              |      |        |
| V <sub>IH</sub>   | High-level digital input logic voltage threshold                              | All digital pins except SDA and SCL; IOVDD = 1.8 V.                                | 0.65 × IOVDD   |              |      | V      |
| V <sub>IL</sub>   | Low-level digital input logic voltage threshold                               | All digital pins except SDA and SCL; IOVDD = 1.8 V.                                |                | 0.35 × IOVDD |      | V      |
| V <sub>IH(I2C)</sub>                                    | High-level digital input logic voltage threshold                              | SDA and SCL; IOVDD = 1.8 V.  | 0.7 × IOVDD    |              |      | V      |
| V <sub>IL(I2C)</sub>                                    | Low-level digital input logic voltage threshold                               | SDA and SCL; IOVDD = 1.8 V.  |                | 0.3 × IOVDD  |      | V      |
| V <sub>OH</sub>   | High-level digital output voltage   | All digital pins except SDA, SCL and IRQZ; IOVDD = 1.8 V; I <sub>OH</sub> = 2 mA.  | IOVDD – 0.45 V |              |      | V      |
| V <sub>OL</sub>   | Low-level digital output voltage  | All digital pins except SDA, SCL and IRQZ; IOVDD = 1.8 V; I <sub>OL</sub> = –2 mA. |                | 0.45         |      | V      |
| V <sub>OL(I2C)</sub>                                    | Low-level digital output voltage  | SDA and SCL; IOVDD = 1.8 V; I <sub>OL(I2C)</sub> = –2 mA.                          |                | 0.2 × IOVDD  |      | V      |
| V <sub>OL(IRQZ)</sub>                                   | Low-level digital output voltage for IRQZ open drain Output                   | IRQZ; IOVDD = 1.8 V; I <sub>OL(IRQZ)</sub> = –2 mA.                                |                | 0.45         |      | V      |
| I <sub>IH</sub>   | Input logic-high leakage for digital inputs                                   | All digital pins; Input = IOVDD.   | –5             | 0.1          | 5    | μA     |
| I <sub>IL</sub>   | Input logic-low leakage for digital inputs                                    | All digital pins; Input = GND.   | –5             | 0.1          | 5    | μA     |
| C <sub>IN</sub>   | Input capacitance for digital inputs  | All digital pins   |                | 5            |      | pF     |
| R <sub>PD</sub>   | Pull down resistance for digital input/IO pins when asserted on               | SDOUT, SDIN, FSYN, SBCLK, PDMD, PDMCK  |                | 18           |      | kΩ     |
| <b>TDM SERIAL AUDIO PORT</b>                            |   |  |                |              |      |        |
| PCM Sample Rates & FSYN Input Frequency                 | Single Speed, I <sup>2</sup> S/TDM Operation                                  |  | 48             |              | kHz  |        |
|   | Double Speed, I <sup>2</sup> S/TDM Operation                                  |  | 96             |              |      |        |
|   | Quadruple Speed, I <sup>2</sup> S/TDM Operation                               |  | 192            |              |      |        |
| SBCLK Input Frequency                                   | I <sup>2</sup> S/TDM Operation  |  | 2.54           |              | 27.1 | MHz    |
| SBCLK Maximum Input Jitter                              | RMS Jitter below 40 kHz that can be tolerated without performance degradation |  | 1              |              | ns   |        |
|   | RMS Jitter above 40 kHz that can be tolerated without performance degradation |  | 10             |              |      |        |
| SBCLK Cycles per FSYN in I <sup>2</sup> S and TDM Modes | Values: 64, 96, 128, 192, 256, 384 and 512                                    |  | 64             |              | 512  | Cycles |
| <b>PDM AUDIO PORT</b>                                   |   |  |                |              |      |        |
| PDM clock input frequency                               | Single Rate PDM   |  | 3.072          |              | MHz  |        |
|   | Double Rate PDM   |  | 6.144          |              |      |        |

$T_A = 25\text{ }^\circ\text{C}$ ,  $V_{BAT} = 12.6\text{ V}$ ,  $AVDD = IOVDD = 1.8\text{ V}$ ,  $R_L = 4\text{ }\Omega + 33\text{ }\mu\text{H}$ ,  $f_{in} = 1\text{ kHz}$ , SSM,  $f_s = 48\text{ kHz}$ , Gain = 21 dBV, SDZ = 1, Measured filter free using セクション 7 (unless otherwise noted).

| PARAMETER  |  | TEST CONDITIONS   | MIN | TYP    | MAX | UNIT             |
|--|--|---|-----|--------|-----|------------------|
| PDM sensor clock rate to PCM sample rate oversampling ratios |  | Single Speed PCM. Values: 64X and 128X.   | 64  |        | 128 |                  |
|  |  | Double Speed PCM. Values: 32X and 64X.  | 32  |        | 64  |                  |
|  |  | Quadruple Speed PCM. Values: 16X and 32X.   | 16  |        | 32  |                  |
| <b>PROTECTION CIRCUITRY</b>                                  |  |   |     |        |     |                  |
| Thermal shutdown temperature                                 |  |   |     | 140    |     | $^\circ\text{C}$ |
| Thermal shutdown retry                                       |  |   |     | 1.5    |     | s                |
| VBAT undervoltage lockout threshold (UVLO)                   |  | UVLO is asserted  |     | 4      |     | V                |
| VBAT overvoltage lockout threshold (OVLO)                    |  | OVLO is asserted  |     | 18     |     | V                |
| <b>AMPLIFIER PERFORMANCE</b>                                 |  |   |     |        |     |                  |
| $P_{OUT}$  | Maximum Continuous Output Power 0.1% THD+N | $R_L = 8\text{ }\Omega + 33\text{ }\mu\text{H}$ , THD+N = 0.1 %, $f_{in} = 1\text{ kHz}$ , VBAT = 8.4 V               |     | 3.7    |     | W                |
|  |  | $R_L = 4\text{ }\Omega + 33\text{ }\mu\text{H}$ , THD+N = 0.1 %, $f_{in} = 1\text{ kHz}$ , VBAT = 8.4 V               |     | 6.6    |     |                  |
|  |  | $R_L = 8\text{ }\Omega + 33\text{ }\mu\text{H}$ , THD+N = 0.1 %, $f_{in} = 1\text{ kHz}$ , VBAT = 12.6 V              |     | 8.5    |     |                  |
|  |  | $R_L = 4\text{ }\Omega + 33\text{ }\mu\text{H}$ , THD+N = 0.1 %, $f_{in} = 1\text{ kHz}$ , VBAT = 12.6 V              |     | 14.2   |     |                  |
|  | Maximum Continuous Output Power 1% THD+N   | $R_L = 8\text{ }\Omega + 33\text{ }\mu\text{H}$ , THD+N = 1 %, $f_{in} = 1\text{ kHz}$ , VBAT = 8.4 V                 |     | 4      |     |                  |
|  |  | $R_L = 4\text{ }\Omega + 33\text{ }\mu\text{H}$ , THD+N = 1 %, $f_{in} = 1\text{ kHz}$ , VBAT = 8.4 V                 |     | 7.1    |     |                  |
|  |  | $R_L = 8\text{ }\Omega + 33\text{ }\mu\text{H}$ , THD+N = 1 %, $f_{in} = 1\text{ kHz}$ , VBAT = 12.6 V                |     | 9.1    |     |                  |
|  |  | $R_L = 4\text{ }\Omega + 33\text{ }\mu\text{H}$ , THD+N = 1 %, $f_{in} = 1\text{ kHz}$ , VBAT = 12.6 V                |     | 15.4   |     |                  |
| System efficiency at $P_{OUT} = 1\text{ W}$                  |  | $R_L = 8\text{ }\Omega + 33\text{ }\mu\text{H}$ , $f_{in} = 1\text{ kHz}$ , VBAT = 8.4 V                              |     | 89 %   |     |                  |
|  |  | $R_L = 4\text{ }\Omega + 33\text{ }\mu\text{H}$ , $f_{in} = 1\text{ kHz}$ , VBAT = 8.4 V                              |     | 84 %   |     |                  |
|  |  | $R_L = 8\text{ }\Omega + 33\text{ }\mu\text{H}$ , $f_{in} = 1\text{ kHz}$ , VBAT = 12.6 V                             |     | 87.5 % |     |                  |
|  |  | $R_L = 4\text{ }\Omega + 33\text{ }\mu\text{H}$ , $f_{in} = 1\text{ kHz}$ , VBAT = 12.6 V                             |     | 82.7 % |     |                  |
| System efficiency at 0.1% THD+N power level                  |  | $R_L = 8\text{ }\Omega + 33\text{ }\mu\text{H}$ , $P_{OUT} = 3.7\text{ W}$ , $f_{in} = 1\text{ kHz}$ , VBAT = 8.4 V   |     | 92 %   |     |                  |
|  |  | $R_L = 4\text{ }\Omega + 33\text{ }\mu\text{H}$ , $P_{OUT} = 6.6\text{ W}$ , $f_{in} = 1\text{ kHz}$ , VBAT = 8.4 V   |     | 87 %   |     |                  |
|  |  | $R_L = 8\text{ }\Omega + 33\text{ }\mu\text{H}$ , $P_{OUT} = 8.5\text{ W}$ , $f_{in} = 1\text{ kHz}$ , VBAT = 12.6 V  |     | 92 %   |     |                  |
|  |  | $R_L = 4\text{ }\Omega + 33\text{ }\mu\text{H}$ , $P_{OUT} = 14.2\text{ W}$ , $f_{in} = 1\text{ kHz}$ , VBAT = 12.6 V |     | 86 %   |     |                  |

$T_A = 25\text{ }^\circ\text{C}$ ,  $V_{BAT} = 12.6\text{ V}$ ,  $AVDD = IOVDD = 1.8\text{ V}$ ,  $R_L = 4\text{ }\Omega + 33\text{ }\mu\text{H}$ ,  $f_{in} = 1\text{ kHz}$ , SSM,  $f_s = 48\text{ kHz}$ , Gain = 21 dBV, SDZ = 1, Measured filter free using [セクション 7](#) (unless otherwise noted).

| PARAMETER       |   | TEST CONDITIONS  | MIN   | TYP       | MAX   | UNIT          |
|-----------------|---|--|-------|-----------|-------|---------------|
| THD+N           | Total harmonic distortion + noise                                 | $P_{OUT} = 1\text{ W}$ , $R_L = 8\text{ }\Omega + 33\text{ }\mu\text{H}$ , $f_{in} = 20\text{ Hz} - 20\text{ kHz}$ , $V_{BAT} = 8.4\text{ V}$  |       | 0.01 %    |       |               |
|                 |   | $P_{OUT} = 1\text{ W}$ , $R_L = 4\text{ }\Omega + 33\text{ }\mu\text{H}$ , $f_{in} = 20\text{ Hz} - 20\text{ kHz}$ , $V_{BAT} = 8.4\text{ V}$  |       | 0.01 %    |       |               |
|                 |   | $P_{OUT} = 1\text{ W}$ , $R_L = 8\text{ }\Omega + 33\text{ }\mu\text{H}$ , $f_{in} = 20\text{ Hz} - 20\text{ kHz}$ , $V_{BAT} = 12.6\text{ V}$ |       | 0.01 %    |       |               |
|                 |   | $P_{OUT} = 1\text{ W}$ , $R_L = 4\text{ }\Omega + 33\text{ }\mu\text{H}$ , $f_{in} = 20\text{ Hz} - 20\text{ kHz}$ , $V_{BAT} = 12.6\text{ V}$ |       | 0.01 %    |       |               |
| $V_N$           | Idle channel noise  | A-Weighted, 20 Hz - 20 kHz, DAC Modulator Running  |       | 31        |       | $\mu\text{V}$ |
|                 |   | $V_{BAT} = 8.4\text{ V}$   |       | 32        |       | $\mu\text{V}$ |
|                 |   | $V_{BAT} = 12.6\text{ V}$  |       | 36        |       | $\mu\text{V}$ |
| $F_{PWM}$       | Class-D PWM switching frequency                                   | Average frequency in Spread Spectrum Mode, CLASSD_SYNC=0   |       | 384       |       | kHz           |
|                 |   | Fixed Frequency Mode, CLASSD_SYNC=0  | 345.6 | 384       | 422.4 |               |
|                 |   | Fixed Frequency Mode, CLASSD_SYNC=1, $f_s = 44.1, 88.2, 174.6\text{ kHz}$  |       | 44.1·8    |       |               |
|                 |   | Fixed Frequency Mode, CLASSD_SYNC=1, $f_s = 48, 96, 192\text{ kHz}$  |       | 48·8      |       |               |
| $V_{OS}$        | Output offset voltage   |  | -1    |           | 1     | mV            |
| DNR             | Dynamic range   | A-Weighted, -60 dBFS Method  |       | 108       |       | dB            |
| SNR             | Signal to noise ratio   | A-Weighted, Referenced to 1 % THD+N Output Level   |       | 108       |       | dB            |
| $K_{CP}$        | Click and pop performance   | Into and out of Mute, Shutdown, Power Up, Power Down and audio clocks starting and stopping. A-weighted  |       | 5         |       | mV            |
|                 |   | Programmable output level range  | 12.5  |           | 21    | dBV           |
|                 |   | Programmable output level step size  |       | 0.5       |       |               |
| $AV_{ERROR}$    | Amplifier gain error  | $P_{OUT}=1\text{ W}$   |       | $\pm 0.1$ |       | dB            |
| $A_{RIPPLE}$    | Frequency response passband ripple                                | 20 Hz - 20 kHz   |       | $\pm 0.1$ |       | dB            |
|                 | Mute attenuation  | Device in Shutdown or Muted in Normal Operation  |       | 110       |       | dB            |
|                 | Output short circuit limit  | $V_{BAT} = 12.6\text{ V}$ , Output to Output, Output to GND or Output to $V_{BAT}$ Short   |       | 6         |       | A             |
| $R_{DS(ON)FET}$ | Power stage on-resistance (high-side + low-side + sense resistor) | $T_A = 25\text{ }^\circ\text{C}$   |       | 510       |       | m $\Omega$    |
|                 | VBAT power-supply rejection ratio                                 | $V_{BAT} = 12.6\text{ V} + 200\text{ mV}_{pp}$ , $f_{ripple} = 217\text{ Hz}$  |       | 105       |       | dB            |
|                 |   | $V_{BAT} = 12.6\text{ V} + 200\text{ mV}_{pp}$ , $f_{ripple} = 20\text{ kHz}$  |       | 86        |       |               |
|                 | AVDD power-supply rejection ratio                                 | $AVDD = 1.8\text{ V} + 200\text{ mV}_{pp}$ , $f_{ripple} = 217\text{ Hz}$  |       | 95        |       | dB            |
|                 |   | $AVDD = 1.8\text{ V} + 200\text{ mV}_{pp}$ , $f_{ripple} = 20\text{ kHz}$  |       | 88        |       |               |
|                 | Turn on time from release of SW shutdown                          | No Volume Ramping  |       | 1.2       |       | ms            |
|                 |   | Volume Ramping   |       | 5.3       |       |               |



$T_A = 25\text{ }^\circ\text{C}$ ,  $V_{BAT} = 12.6\text{ V}$ ,  $AVDD = IOVDD = 1.8\text{ V}$ ,  $R_L = 4\text{ }\Omega + 33\text{ }\mu\text{H}$ ,  $f_{in} = 1\text{ kHz}$ , SSM,  $f_s = 48\text{ kHz}$ , Gain = 21 dBV, SDZ = 1, Measured filter free using [セクション 7](#) (unless otherwise noted).

| PARAMETER   |  | TEST CONDITIONS  | MIN | TYP          | MAX   | UNIT          |
|---|--|--|-----|--------------|-------|---------------|
| Turn off time from assertion of SW shutdown to amp Hi-Z         |  | No Volume Ramping  |     | 0.3          |       | ms            |
|   |  | Volume Ramping   |     | 4.7          |       |               |
| <b>PCM PLAYBACK CHARACTERISTICS</b>                             |  |  |     |              |       |               |
| Playback latency from latched input sample to speaker terminals |  | Single Speed, I <sup>2</sup> S/TDM   |     | 3.5          |       | samples       |
|   |  | Double Speed, I <sup>2</sup> S/TDM   |     | 3.5          |       |               |
|   |  | Quadruple Speed, I <sup>2</sup> S/TDM  |     | 3.5          |       |               |
| Playback –0.1 dB bandwidth                                      |  | Single Speed, I <sup>2</sup> S/TDM   |     |              | 23.06 | kHz           |
|   |  | Double Speed, I <sup>2</sup> S/TDM   |     |              | 21.79 |               |
|   |  | Quadruple Speed, I <sup>2</sup> S/TDM  |     |              | 21.69 |               |
| Playback –3 dB bandwidth  |  | Single Speed, I <sup>2</sup> S/TDM   |     |              | 24    | kHz           |
|   |  | Double Speed, I <sup>2</sup> S/TDM   |     |              | 23    |               |
|   |  | Quadruple Speed, I <sup>2</sup> S/TDM  |     |              | 27.26 |               |
| <b>PDM PLAYBACK CHARACTERISTICS</b>                             |  |  |     |              |       |               |
| Playback latency from latched data bit to speaker terminals     |  | Single Rate PDM, PDMD input  |     | 7.07         |       | $\mu\text{s}$ |
|   |  | Double Rate PDM, PDMD input  |     | 5.02         |       |               |
| Playback –0.1 dB bandwidth                                      |  | Single Rate PDM, PDMD input  |     | 41.5         |       | kHz           |
|   |  | Double Rate PDM, PDMD input  |     | 88           |       |               |
| Playback –3 dB bandwidth  |  | Single Rate PDM, PDMD input  |     | 77.5         |       | kHz           |
|   |  | Double Rate PDM, PDMD input  |     | 143          |       |               |
| <b>SPEAKER CURRENT SENSE</b>                                    |  |  |     |              |       |               |
| DNR   | Dynamic range                              | Un-Weighted, Relative to 0 dBFS  |     | 69           |       | dB            |
| THD+N   | Total harmonic distortion + noise          | $R_L = 8\text{ }\Omega + 33\text{ }\mu\text{H}$ , $f_{in} = 1\text{ kHz}$ , $P_{OUT} = 5\text{ W}$           |     | –60          |       | dB            |
|   |  | $R_L = 4\text{ }\Omega + 33\text{ }\mu\text{H}$ , $f_{in} = 1\text{ kHz}$ , $P_{OUT} = 7.5\text{ W}$         |     | –60          |       |               |
|   | Full-scale input current                   |  |     | 3.75         |       | A             |
|   | Current-sense accuracy                     | $R_L = 8\text{ }\Omega + 33\text{ }\mu\text{H}$ , $I_{OUT} = 354\text{ mA}_{RMS}$ ( $P_{OUT} = 1\text{ W}$ ) |     | $\pm 1\%$    |       |               |
|   | Current-sense gain error over temperature  | $-20\text{ }^\circ\text{C}$ to $70\text{ }^\circ\text{C}$ , $P_{OUT} = 1\text{ W}$                           |     | $\pm 0.75\%$ |       |               |
|   | Current-sense gain error over output power | 50 mW to 0.1 % THD+N level, $f_{in} = 1\text{ kHz}$ , $4\text{ }\Omega$ , using a 40Hz-34dB pilot tone       |     | $\pm 0.75\%$ |       |               |
|   | Current-sense frequency response           | Max deviation above and below passband gain  |     | $\pm 0.2$    |       | dB            |
| <b>SPEAKER VOLTAGE SENSE</b>                                    |  |  |     |              |       |               |
| DNR   | Dynamic range                              | Un-Weighted, Relative 0 dBFS   |     | 69           |       | dB            |
| THD+N   | Total harmonic distortion + noise          | $R_L = 8\text{ }\Omega + 33\text{ }\mu\text{H}$ , $f_{in} = 1\text{ kHz}$ , $P_{OUT} = 5\text{ W}$           |     | –60          |       | dB            |
|   |  | $R_L = 4\text{ }\Omega + 33\text{ }\mu\text{H}$ , $f_{in} = 1\text{ kHz}$ , $P_{OUT} = 7.5\text{ W}$         |     | –60          |       |               |
|   | Full-scale input voltage                   |  |     | 14           |       | $V_{PK}$      |
|   | Voltage-sense accuracy                     | $R_L = 8\text{ }\Omega + 33\text{ }\mu\text{H}$ , $I_{OUT} = 354\text{ mA}_{RMS}$ ( $P_{OUT} = 1\text{ W}$ ) |     | $\pm 1\%$    |       |               |
|   | Voltage-sense gain error over temperature  | $-20\text{ }^\circ\text{C}$ to $70\text{ }^\circ\text{C}$ , $P_{OUT} = 1\text{ W}$                           |     | $\pm 0.75\%$ |       |               |

$T_A = 25\text{ }^\circ\text{C}$ ,  $V_{BAT} = 12.6\text{ V}$ ,  $AVDD = IOVDD = 1.8\text{ V}$ ,  $R_L = 4\text{ }\Omega + 33\text{ }\mu\text{H}$ ,  $f_{in} = 1\text{ kHz}$ ,  $SSM$ ,  $f_s = 48\text{ kHz}$ ,  $\text{Gain} = 21\text{ dB}$ ,  $SDZ = 1$ , Measured filter free using [セクション 7](#) (unless otherwise noted).

| PARAMETER  | TEST CONDITIONS  | MIN  | TYP          | MAX    | UNIT                      |
|--|--|------|--------------|--------|---------------------------|
| Voltage-sense gain error over output power                         | 50 mW to 0.1 % THD+N level, $f_{in} = 1\text{ kHz}$ , $4\text{ }\Omega$ , using a 40Hz-34dB pilot tone |      | $\pm 0.75\%$ |        |                           |
| Voltage-sense frequency response                                   | Max deviation above and below passband gain  |      | $\pm 0.2$    |        | dB                        |
| <b>SPEAKER VOLTAGE/CURRENT SENSE RATIO</b>                         |  |      |              |        |                           |
| Gain ratio error over output power                                 | 50 mW to 0.1 % THD+N level, $f_{in} = 1\text{ kHz}$ , $4\text{ }\Omega$ , using a 40Hz-34dB pilot tone |      | $\pm 0.75\%$ |        |                           |
| Gain ratio error over temperature                                  | $-20\text{ }^\circ\text{C}$ to $70\text{ }^\circ\text{C}$  |      | $\pm 0.5\%$  |        |                           |
| <b>TYPICAL CURRENT CONSUMPTION</b>                                 |  |      |              |        |                           |
| Current consumption in hardware shutdown                           | SDZ = 0, VBAT  |      | 0.1          |        | $\mu\text{A}$             |
|  | SDZ = 0, AVDD  |      | 1            |        |                           |
|  | SDZ = 0, IOVDD   |      | 0.1          |        |                           |
| Current consumption in software shutdown                           | All Clocks Stopped, VBAT   |      | 10           |        | $\mu\text{A}$             |
|  | All Clocks Stopped, AVDD   |      | 10           |        |                           |
|  | All Clocks Stopped, IOVDD  |      | 1            |        |                           |
| Current consumption during active operation with IV sense disabled | $f_s = 48\text{ kHz}$ , VBAT   |      | 3.1          |        | mA                        |
|  | $f_s = 48\text{ kHz}$ , AVDD   |      | 10           |        |                           |
|  | $f_s = 48\text{ kHz}$ , IOVDD  |      | 0.1          |        |                           |
| Current consumption during active operation with IV sense enabled  | $f_s = 48\text{ kHz}$ , VBAT   |      | 3.1          |        | mA                        |
|  | $f_s = 48\text{ kHz}$ , AVDD   |      | 12.5         |        |                           |
|  | $f_s = 48\text{ kHz}$ , IOVDD  |      | 0.1          |        |                           |
| <b>PEAK VOLTAGE LIMITER</b>  |  |      |              |        |                           |
| Limiter maximum threshold  |  | 2    |              | 14.7   | V                         |
| Limiter minimum threshold  |  | 2    |              | 14.7   | V                         |
| Limiter inflection point   |  | 2    |              | 14.7   | V                         |
| Limiter VBAT tracking slope  |  | 1    |              | 4      | V/V                       |
| Limiter max attenuation  |  | 1    |              | 16.5   | dB                        |
| Limiter latency  | Time from VBAT dipping below threshold to initial gain reduction                                       |      |              | 23     | $\mu\text{s}$             |
| Limiter attack rate  |  | 5    |              | 640    | $\mu\text{s}/\text{step}$ |
| Limiter attack step size   |  | 0.25 |              | 2      | dB/step                   |
| Limiter hold time  |  | 0    |              | 1000   | ms                        |
| Limiter release rate   |  | 10   |              | 1500   | ms/step                   |
| Limiter release step size  |  | 0.25 |              | 2      | dB/step                   |
| <b>BROWN OUT PREVENTION LIMITER</b>                                |  |      |              |        |                           |
| Brownout prevention threshold                                      |  | 4.5  |              | 10.875 | V                         |
| Brownout prevention threshold step size                            |  |      | 25           |        | mV                        |
| Brownout prevention threshold tolerance                            | Measured at VBAT of 5V and 10V   |      | $\pm 25$     |        | mV                        |
| Brownout prevention latency  | Time from VBAT dipping below threshold to initial gain reduction                                       |      |              | 20     | $\mu\text{s}$             |
| Brownout prevention attack rate                                    |  | 5    |              | 640    | $\mu\text{s}/\text{step}$ |
| Brownout prevention attack step size                               |  | 0.5  |              | 2      | dB/step                   |
| Brownout prevention hold time                                      |  | 0    |              | 1000   | ms                        |

$T_A = 25\text{ }^\circ\text{C}$ ,  $V_{BAT} = 12.6\text{ V}$ ,  $AVDD = IOVDD = 1.8\text{ V}$ ,  $R_L = 4\text{ }\Omega + 33\text{ }\mu\text{H}$ ,  $f_{in} = 1\text{ kHz}$ , SSM,  $f_s = 48\text{ kHz}$ , Gain = 21 dBV, SDZ = 1, Measured filter free using [セクション 7](#) (unless otherwise noted).

| PARAMETER                             | TEST CONDITIONS | MIN  | TYP | MAX  | UNIT    |
|---------------------------------------|-----------------|------|-----|------|---------|
| Brownout prevention release rate      |                 | 10   |     | 1500 | ms/step |
| Brownout prevention release step size |                 | 0.25 |     | 2    | dB/step |

## 6.6 I<sup>2</sup>C Timing Requirements

T<sub>A</sub> = 25 °C, AVDD = IOVDD = 1.8 V (unless otherwise noted)

|                       |  | MIN                       | NOM | MAX  | UNIT |
|-----------------------|--|---------------------------|-----|------|------|
| <b>Standard-Mode</b>  |  |                           |     |      |      |
| f <sub>SCL</sub>      | SCL clock frequency  | 0                         |     | 100  | kHz  |
| t <sub>HD;STA</sub>   | Hold time (repeated) START condition. After this period, the first clock pulse is generated. | 4                         |     |      | μs   |
| t <sub>LOW</sub>      | LOW period of the SCL clock  | 4.7                       |     |      | μs   |
| t <sub>HIGH</sub>     | HIGH period of the SCL clock   | 4                         |     |      | μs   |
| t <sub>SU;STA</sub>   | Setup time for a repeated START condition  | 4.7                       |     |      | μs   |
| t <sub>HD;DAT</sub>   | Data hold time: For I <sup>2</sup> C bus devices   | 0                         |     | 3.45 | μs   |
| t <sub>SU;DAT</sub>   | Data set-up time   | 250                       |     |      | ns   |
| t <sub>r</sub>        | SDA and SCL rise time  |                           |     | 1000 | ns   |
| t <sub>f</sub>        | SDA and SCL fall time  |                           |     | 300  | ns   |
| t <sub>SU;STO</sub>   | Set-up time for STOP condition   | 4                         |     |      | μs   |
| t <sub>BUF</sub>      | Bus free time between a STOP and START condition   | 4.7                       |     |      | μs   |
| C <sub>b</sub>        | Capacitive load for each bus line  |                           |     | 400  | pF   |
| <b>Fast-Mode</b>      |  |                           |     |      |      |
| f <sub>SCL</sub>      | SCL clock frequency  | 0                         |     | 400  | kHz  |
| t <sub>HD;STA</sub>   | Hold time (repeated) START condition. After this period, the first clock pulse is generated. | 0.6                       |     |      | μs   |
| t <sub>LOW</sub>      | LOW period of the SCL clock  | 1.3                       |     |      | μs   |
| t <sub>HIGH</sub>     | HIGH period of the SCL clock   | 0.6                       |     |      | μs   |
| t <sub>SU;STA</sub>   | Setup time for a repeated START condition  | 40.6                      |     |      | μs   |
| t <sub>HD;DAT</sub>   | Data hold time: For I <sup>2</sup> C bus devices   | 0                         |     | 0.9  | μs   |
| t <sub>SU;DAT</sub>   | Data set-up time   | 100                       |     |      | ns   |
| t <sub>r</sub>        | SDA and SCL rise time  | 20 + 0.1 × C <sub>b</sub> |     | 300  | ns   |
| t <sub>f</sub>        | SDA and SCL fall time  | 20 + 0.1 × C <sub>b</sub> |     | 300  | ns   |
| t <sub>SU;STO</sub>   | Set-up time for STOP condition   | 0.26                      |     |      | μs   |
| t <sub>BUF</sub>      | Bus free time between a STOP and START condition   | 1.3                       |     |      | μs   |
| C <sub>b</sub>        | Capacitive load for each bus line  |                           |     | 400  | pF   |
| <b>Fast-Mode Plus</b> |  |                           |     |      |      |
| f <sub>SCL</sub>      | SCL clock frequency  | 0                         |     | 1000 | kHz  |
| t <sub>HD;STA</sub>   | Hold time (repeated) START condition. After this period, the first clock pulse is generated. | 0.26                      |     |      | μs   |
| t <sub>LOW</sub>      | LOW period of the SCL clock  | 0.5                       |     |      | μs   |
| t <sub>HIGH</sub>     | HIGH period of the SCL clock   | 0.26                      |     |      | μs   |
| t <sub>SU;STA</sub>   | Setup time for a repeated START condition  | 0.26                      |     |      | μs   |
| t <sub>HD;DAT</sub>   | Data hold time: For I <sup>2</sup> C bus devices   | 0                         |     |      | μs   |
| t <sub>SU;DAT</sub>   | Data set-up time   | 50                        |     |      | ns   |
| t <sub>r</sub>        | SDA and SCL Rise Time  |                           |     | 120  | ns   |
| t <sub>f</sub>        | SDA and SCL Fall Time  |                           |     | 120  | ns   |
| t <sub>SU;STO</sub>   | Set-up time for STOP condition   |                           |     |      | μs   |
| t <sub>BUF</sub>      | Bus free time between a STOP and START condition   | 0.5                       |     |      | μs   |
| C <sub>b</sub>        | Capacitive load for each bus line  |                           |     | 550  | pF   |

## 6.7 TDM Port Timing Requirements

$T_A = 25\text{ }^\circ\text{C}$ ,  $AVDD = IOVDD = 1.8\text{ V}$ , 20 pF load on all outputs (unless otherwise noted)

|                         |   | MIN                          | NOM | MAX | UNIT |
|-------------------------|---|------------------------------|-----|-----|------|
| $t_H(\text{SBCLK})$     | SBCLK high period                         | 40                           |     |     | ns   |
| $t_L(\text{SBCLK})$     | SBCLK low period                          | 40                           |     |     | ns   |
| $t_{SU}(\text{FSYNC})$  | FSYNC setup time                          | 8                            |     |     | ns   |
| $t_{HLD}(\text{FSYNC})$ | FSYNC hold time                           | 8                            |     |     | ns   |
| $t_{SU}(\text{FSYNC})$  | SDIN setup time                           | 8                            |     |     | ns   |
| $t_{HLD}(\text{SDIN})$  | SDIN hold time                            | 8                            |     |     | ns   |
| $t_d(\text{DO-FSYNC})$  | FSYNC to SDOUT delay (tx_offset = 0 only) | 50% of FSYNC to 50% of SDOUT |     | 35  | ns   |
| $t_d(\text{DO-SBCLK})$  | SBCLK to SDOUT delay                      | 50% of FSYNC to 50% of SDOUT |     | 35  | ns   |
| $t_r(\text{SBCLK})$     | SBCLK rise time                           | 10 % - 90 % Rise Time        |     | 8   | ns   |
| $t_f(\text{SBCLK})$     | SBCLK fall time                           | 90 % - 10 % Fall Time        |     | 8   | ns   |


## 6.8 PDM Port Timing Requirements

$T_A = 25\text{ }^\circ\text{C}$ ,  $AVDD = IOVDD = 1.8\text{ V}$ , 20 pF load on all outputs (unless otherwise noted)

|                       |                   | MIN                   | NOM | MAX | UNIT |
|-----------------------|-------------------|-----------------------|-----|-----|------|
| $t_{SU}(\text{PDM})$  | PDM IN setup time | 20                    |     |     | ns   |
| $t_{HLD}(\text{PDM})$ | PDM IN hold time  | 3                     |     |     | ns   |
| $t_r(\text{PDM})$     | PDM IN rise time  | 10 % - 90 % Rise Time |     | 4   | ns   |
| $t_f(\text{PDM})$     | PDM IN fall time  | 90 % - 10 % Fall Time |     | 4   | ns   |







## 6.9 Typical Characteristics

At  $T_A = 25^\circ\text{C}$ ,  $f_{\text{SPK\_AMP}} = 384\text{ kHz}$ , input signal is 1 kHz Sine, unless otherwise noted. Filter used for Load Resistance is 30  $\mu\text{H}$ , unless otherwise noted.




## 6.9 Typical Characteristics (continued)

At  $T_A = 25^\circ\text{C}$ ,  $f_{\text{SPK\_AMP}} = 384 \text{ kHz}$ , input signal is 1 kHz Sine, unless otherwise noted. Filter used for Load Resistance is 30  $\mu\text{H}$ , unless otherwise noted.




### 6.9 Typical Characteristics (continued)


At  $T_A = 25^\circ\text{C}$ ,  $f_{\text{SPK\_AMP}} = 384 \text{ kHz}$ , input signal is 1 kHz Sine, unless otherwise noted. Filter used for Load Resistance is 30  $\mu\text{H}$ , unless otherwise noted.




6-13. Efficiency vs Output Power




6-14. Efficiency vs Output Power



6-15. VDD PSRR vs Frequency




6-16. VBAT PSRR vs Frequency



$V_{BAT} = 4.5 \text{ V} - 16 \text{ V}$

6-17.  $V_{BAT}$  Idle Current vs  $V_{BAT}$



A.  $A_{VDD} = 1.65 \text{ V} - 1.95 \text{ V}$


IV Sense Enabled

6-18.  $A_{VDD}$  Idle Current vs  $A_{VDD}$




## 6.9 Typical Characteristics (continued)

At  $T_A = 25^\circ\text{C}$ ,  $f_{\text{SPK\_AMP}} = 384 \text{ kHz}$ , input signal is 1 kHz Sine, unless otherwise noted. Filter used for Load Resistance is 30  $\mu\text{H}$ , unless otherwise noted.




### 6.9 Typical Characteristics (continued)


At  $T_A = 25^\circ\text{C}$ ,  $f_{\text{SPK\_AMP}} = 384 \text{ kHz}$ , input signal is 1 kHz Sine, unless otherwise noted. Filter used for Load Resistance is 30  $\mu\text{H}$ , unless otherwise noted.




6-25.  $V_{\text{SENSE}}$  THD+N vs Output Power




6-26. Output Power vs  $V_{\text{SENSE}}$  Linearity




6-27.  $V_{\text{SENSE}}$  THD+N vs Frequency



6-28.  $V_{\text{SENSE}}$  THD+N vs Frequency




6-29.  $V_{\text{I\_SENSE}}$  Gain Linearity vs Output Power



6-30.  $I_{\text{SENSE}}$  Gain Deviation vs Temperature


## 6.9 Typical Characteristics (continued)

At  $T_A = 25^\circ\text{C}$ ,  $f_{\text{SPK\_AMP}} = 384\text{ kHz}$ , input signal is 1 kHz Sine, unless otherwise noted. Filter used for Load Resistance is 30  $\mu\text{H}$ , unless otherwise noted.



## 7 Parameter Measurement Information

All typical characteristics for the devices are measured using the Bench EVM and an Audio Precision SYS-2722 Audio Analyzer. A PSIA interface is used to allow the I<sup>2</sup>S interface to be driven directly into the SYS-2722. Speaker output terminals are connected to the Audio-Precision analyzer analog inputs through a differential-to-single ended(D2S) filter as shown below. The D2S filter contains a 1st order Passive pole at 120 kHz. The D2S filter ensures the TAS2770 high performance class-D amplifier sees a fully differential matched loading at its outputs. This prevents measurement errors due to loading effects of AUX-0025 filter on the class-D outputs.




7-1. Differential To Single Ended (D2S) Filter

## 8 Detailed Description

### 8.1 Overview

The TAS2770 is a mono digital input Class-D amplifier optimized for mobile applications where efficient battery operation and small solution size are crucial. It integrates speaker voltage and current sensing and battery tracking limiting with brown out prevention. The device can operate in either TDM/I<sup>2</sup>C mode. Both modes support two PDM inputs that can be used for low latency playback or sensor aggregation.

### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

### 8.3 Feature Description

#### 8.3.1 Device Mode and Address Selection

The TAS2770 can operate in two distinct operational modes, each with eight selectable device addresses. In TDM/I<sup>2</sup>C Mode, audio input and output are provided through the FSYNC, SBCLK, SDIN and SDOUT pins using formats including I<sup>2</sup>S, Left Justified and TDM. Configuration and status are provided through the SDA and SCL pins using the I<sup>2</sup>C protocol.

The PDM input can be used for a low latency playback path or as a sensor input.

表 8-1 below illustrates how to configure the device for TDM/I<sup>2</sup>C Mode. I<sup>2</sup>C slave addresses are shown left shifted by one bit with the R/W bit set to 0 (i.e. {ADDR[6:0], 1b0}). 5% or better tolerance resistors should be used for setting the mode configuration.

表 8-1. TDM/I<sup>2</sup>C Mode Address Selection

| MODE PIN        | I <sup>2</sup> C SLAVE ADDRESS |         |
|-----------------|--------------------------------|---------|
|                 | TAS5770LC0                     | TAS2770 |
| Short to GND    | 0x62                           | 0x82    |
| 470 Ω to GND    | 0x64                           | 0x84    |
| 470 Ω to IOVDD  | 0x66                           | 0x86    |
| 2.2 KΩ to GND   | 0x68                           | 0x88    |
| 2.2 KΩ to IOVDD | 0x6A                           | 0x8A    |
| 10 KΩ to GND    | 0x6C                           | 0x8C    |
| 10 KΩ to IOVDD  | 0x6E                           | 0x8E    |

表 8-1. TDM/I<sup>2</sup>C Mode Address Selection (continued)


| MODE PIN       | I <sup>2</sup> C SLAVE ADDRESS |         |
|----------------|--------------------------------|---------|
|                | TAS5770LC0                     | TAS2770 |
| 47 kΩ to IOVDD | 0x70                           | 0x90    |

### 8.3.2 General I<sup>2</sup>C Operation

The I<sup>2</sup>C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a system using serial data transmission. The address and data 8-bit bytes are transferred most-significant bit (MSB) first. In addition, each byte transferred on the bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data terminal (SDA) while the clock is at logic high to indicate start and stop conditions. A high-to-low transition on SDA indicates a start, and a low-to-high transition indicates a stop. Normal data-bit transitions must occur within the low time of the clock period. shows a typical sequence.

The master generates the 7-bit slave address and the read/write (R/W) bit to open communication with another device and then waits for an acknowledge condition. The device holds SDA low during the acknowledge clock period to indicate acknowledgment. When this occurs, the master transmits the next byte of the sequence. Each device is addressed by a unique 7-bit slave address plus R/W bit (1 byte). All compatible devices share the same signals via a bi-directional bus using a wired-AND connection.

Use external pull-up resistors for the SDA and SCL signals to set the logic-high level for the bus. Use pull-up resistors between 2 kΩ and 4.7 kΩ. Do not allow the SDA and SCL voltages to exceed the device supply voltage, IOVDD.

图 8-1. Typical I<sup>2</sup>C Sequence

There is no limit on the number of bytes that can be transmitted between start and stop conditions. When the last word transfers, the master generates a stop condition to release the bus. 图 8-1 shows a generic data transfer sequence.

### 8.3.3 Single-Byte and Multiple-Byte Transfers


The serial control interface supports both single-byte and multiple-byte read/write operations for all registers. During multiple-byte read operations, the TAS2770 responds with data, a byte at a time, starting at the register assigned, as long as the master device continues to respond with acknowledges.

The TAS2770 supports sequential I<sup>2</sup>C addressing. For write transactions, if a register is issued followed by data for that register and all the remaining registers that follow, a sequential I<sup>2</sup>C write transaction has taken place. For I<sup>2</sup>C sequential write transactions, the register issued then serves as the starting point, and the amount of data subsequently transmitted, before a stop or start is transmitted, determines to how many registers are written.

### 8.3.4 Single-Byte Write

As shown in 图 8-2, a single-byte data-write transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read/write bit. The read/write bit determines the direction of the data transfer. For a write-data transfer, the read/write bit must be set to 0. After receiving the correct I<sup>2</sup>C device address and the read/write bit, the TAS2770 responds with an acknowledge bit. Next, the master transmits the


register byte corresponding to the device internal memory address being accessed. After receiving the register byte, the device again responds with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data-write transfer.



**8-2. Single-Byte Write Transfer**

### 8.3.5 Multiple-Byte Write and Incremental Multiple-Byte Write

A multiple-byte data write transfer is identical to a single-byte data write transfer except that multiple data bytes are transmitted by the master device to the TAS2770 as shown in 8-3. After receiving each data byte, the device responds with an acknowledge bit.




**8-3. Multi-Byte Write Transfer**

### 8.3.6 Single-Byte Read

As shown in 8-4, a single-byte data-read transfer begins with the master device transmitting a start condition followed by the I2C device address and the read/write bit. For the data-read transfer, both a write followed by a read are actually done. Initially, a write is done to transfer the address byte of the internal memory address to be read. As a result, the read/write bit is set to a 0.

After receiving the TAS2770 address and the read/write bit, the device responds with an acknowledge bit. The master then sends the internal memory address byte, after which the device issues an acknowledge bit. The master device transmits another start condition followed by the TAS2770 address and the read/write bit again. This time, the read/write bit is set to 1, indicating a read transfer. Next, the TAS2770 transmits the data byte from the memory address being read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the single-byte data read transfer.



**8-4. Single-Byte Read Transfer**

### 8.3.7 Multiple-Byte Read

A multiple-byte data-read transfer is identical to a single-byte data-read transfer except that multiple data bytes are transmitted by the TAS2770 to the master device as shown in 8-5. With the exception of the last data byte, the master device responds with an acknowledge bit after receiving each data byte.




FIG 8-5. Multi-Byte Read Transfer

### 8.3.8 Register Organization

Device configuration and coefficients are stored using a page and book scheme. Each page contains 128 bytes and each book contains 256 pages. All device configuration registers are stored in book 0, page 0, which is the default setting at power up (and after a software reset). The book and page can be set by the *BOOK[7:0]* and *PAGE[7:0]* registers respectively.

## 8.4 Device Functional Modes

### 8.4.1 PDM Input

The TAS2770 provides one PDM input that can be used for low latency audio playback or sensor aggregation in TDM/I<sup>2</sup>C mode. FIG 8-6 below illustrates the double data rate nature of the PDM inputs. Each input has two interleaved PDM channels, one sampled by the rising edge and the other by the falling edge of the clock.




FIG 8-6. PDM Waveform

The PDM inputs are sampled by the PDMCK pin, which can be independently configured as either a PDM clock slave input or a PDM clock master output. The *PDM\_EDGE[1:0]* and *PDM\_SLV[1:0]* register bits select the sample clock edge and master/slave mode for each of the two PDM inputs. In master mode the PDMCK pin can disable the clocks (and drive a logic 0) by setting the *PDM\_GATE[1:0]* register bits low. The *PDM\_CLK[1:0]* register bits select which clock is used to sample each PDM input.






图 8-7. PDM Data and Clock Input Block Diagram

When configured as a clock slave, the PDM clock input does not require a specific phase relationship to the system clock (SBCLK in TDM/I<sup>2</sup>C Mode), but must have an exact frequency relationship to the audio sample rate. This is equivalent to 64/32/16 (~3 MHz) or 128/64/32 (~6 MHz) times a single/double/quadruple speed sample rate. The PDM rate is set by the *PDM\_RATE1[1:0]* register bits.

When the PDMCK pin is configured as a clock master, the TAS2770 will output a 50% duty cycle clock of frequency that is set by the *PDM\_RATE1[1:0]* register bits (64/32/16 or 128/64/32 times a single/double/quadruple speed sample rate).

The *PDM\_MAP* register bit selects which PDM pin is used for audio playback input and which is used for PDM sensor input. The PDM sensor input can be decimated (time aligned with the IV sense) and transmitted on the SDOOUT pin when the device is in TDM/I<sup>2</sup>C mode.

表 8-2. PDM Input Capture Edge

| PDM Input Pin | Register Bit       | Value | Capture Edge     |
|---------------|--------------------|-------|------------------|
| PDMD          | <i>PDM_EDGE[1]</i> | 0     | Rising (default) |
|               |                    | 1     | Falling          |

表 8-3. PDM Clock Slave

| PDM Input Pin | Register Bit      | Value | Master/Slave    |
|---------------|-------------------|-------|-----------------|
| PDMD          | <i>PDM_SLV[1]</i> | 0     | Slave (default) |
|               |                   | 1     | Master          |

表 8-4. PDM Clock Select

| PDM Input Pin | Register Bit | Value | Clock Source    |
|---------------|--------------|-------|-----------------|
| PDMD          | PDM_CLK[1]   | 0     | GND             |
|               |              | 1     | PDMCK (default) |

表 8-5. PDM Master Mode Clock Gate

| PDM Clock Pin | Register Bit | Value | Gating              |
|---------------|--------------|-------|---------------------|
| PDMCK         | PDM_GATE[1]  | 0     | Gated Off (default) |
|               |              | 1     | Active              |

表 8-6. PDM Input Sample Rate

| PDM Input Pin | Register Bits      | Value | Sample Rate               |
|---------------|--------------------|-------|---------------------------|
| PDMD          | PDM_RATE<br>1[1:0] | 00    | 2.54 - 3.38 MHz (default) |
|               |                    | 01    | 5.08 - 6.76 MHz           |
|               |                    | 10    | Reserved                  |
|               |                    | 11    | Reserved                  |

表 8-7. PDM Pin Mapping

| PDM_MAP | Mapping                             |
|---------|-------------------------------------|
| 0       | PDMD pin for sensor input (default) |
| 1       | PDMD pin for playback               |

### 8.4.2 TDM Port

The TAS2770 provides a flexible TDM serial audio port for use in TDM/I<sup>2</sup>C Mode. The port can be configured to support a variety of formats including stereo I<sup>2</sup>S, Left Justified and TDM. Mono audio playback is available via the SDIN pin. The SDOOUT pin is used to transmit sample streams including speaker voltage and current sense, VBAT voltage, die temperature and channel gain.

The TDM serial audio port supports up to 8 32-bit time slots at 44.1/48 kHz, 4 32-bit time slots at a 88.2/96 kHz sample rate and 2 32-bit time slots at a 176.4/192 kHz sample rate. The device supports 2 time slots at 32 bits in width and 4 or 8 time slots at 16, 24 or 32 bits in width. Valid SBCLK to FSYNC ratios are 64, 96, 128, 192, and 256.. Note that the device will automatically detect the number of time slots and this does not need to be programmed.

By default, the TAS2770 will automatically detect the PCM playback sample rate. This can be disabled by setting the *AUTO\_RATE* register bit high.

The *SAMP\_RATE*[2:0] register bits set the PCM audio sample rate when *AUTO\_RATE* = 1. The TAS2770 employs a robust clock fault detection engine that will automatically volume ramp down the playback path if FSYNC does not match the configured sample rate (if *AUTO\_RATE* = 1) or the ratio of SBCLK to FSYNC is not supported (minimizing any audible artifacts). Once the clocks are detected to be valid in both frequency and ratio, the device will automatically volume ramp the playback path back to the configured volume and resume playback.

表 8-8. PCM Auto Sample Rate Detection

| AUTO_RATE | Setting           |
|-----------|-------------------|
| 0         | Enabled (default) |

表 8-8. PCM Auto Sample Rate Detection (continued)

| AUTO_RATE | Setting  |
|-----------|----------|
| 1         | Disabled |

表 8-9. PCM Audio Sample Rates

| SAMP_RATE[1:0] | Sample Rate                 |
|----------------|-----------------------------|
| 000            | Reserved                    |
| 001            | Reserved                    |
| 010            | Reserved                    |
| 011            | 44.1 kHz / 48 kHz (default) |
| 100            | 88.2 kHz / 96 kHz           |
| 101            | 176.4 kHz / 192 kHz         |
| 110            | Reserved                    |
| 111            | Reserved                    |

図 8-8 and 图 8-9 below illustrates the receiver frame parameters required to configure the port for playback. A frame begins with the transition of FSYNC from either high to low or low to high (set by the *FRAME\_START* register bit). FSYNC and SDIN are sampled by SBCLK using either the rising or falling edge (set by the *RX\_EDGE* register bit). The *RX\_OFFSET[4:0]* register bits define the number of SBCLK cycles from the transition of FSYNC until the beginning of time slot 0. This is typically set to a value of 0 for Left Justified format and 1 for an I<sup>2</sup>S format.




图 8-8. TDM RX Time Slot with Left Justification




图 8-9. TDM RX Time Slots

表 8-10. TDM Start of Frame Polarity

| FRAME_START | Polarity             |
|-------------|----------------------|
| 0           | Low to High on FSYNC |

**表 8-10. TDM Start of Frame Polarity (continued)**

| <i>FRAME_START</i> | Polarity                       |
|--------------------|--------------------------------|
| 1                  | High to Low on FSYNC (default) |

**表 8-11. TDM RX Capture Polarity**

| <i>RX_EDGE</i> | FSYNC and SDIN Capture Edge    |
|----------------|--------------------------------|
| 0              | Rising edge of SBCLK (default) |
| 1              | Falling edge of SBCLK          |

**表 8-12. TDM RX Start of Frame to Time Slot 0 Offset**

| <i>RX_OFFSET[4:0]</i> | SBCLK Cycles |
|-----------------------|--------------|
| 0x00                  | 0            |
| 0x01                  | 1 (default)  |
| 0x02                  | 2            |
| ...                   | ...          |
| 0x1E                  | 30           |
| 0x1F                  | 31           |

The *RX\_SLEN[1:0]* register bits set the length of the RX time slot. The length of the audio sample word within the time slot is configured by the *RX\_WLEN[1:0]* register bits. The RX port will left justify the audio sample within the time slot by default, but this can be changed to right justification via the *RX\_JUSTIFY* register bit. The TAS2770 supports mono and stereo down mix playback ( $[L+R]/2$ ) via the left time slot, right time slot and time slot configuration register bits (*RX\_SLOT\_L[3:0]*, *RX\_SLOT\_R[3:0]* and *RX\_SCFG[1:0]* respectively). By default the device will playback mono from the time slot equal to the I<sup>2</sup>C base address offset (set by the MODE pin) for playback. The *RX\_SCFG [1:0]* register bits can be used to override the playback source to the left time slot, right time slot or stereo down mix set by the *RX\_SLOT\_L[3:0]* and *RX\_SLOT\_R[3:0]* register bits.

If time slot selections places reception either partially or fully beyond the frame boundary, the receiver will return a null sample equivalent to a digitally muted sample.

**表 8-13. TDM RX Time Slot Length**

| <i>RX_SLEN[1:0]</i> | Time Slot Length  |
|---------------------|-------------------|
| 00                  | 16-bits           |
| 01                  | 24-bits           |
| 10                  | 32-bits (default) |
| 11                  | reserved          |

**表 8-14. TDM RX Sample Word Length**

| <i>RX_WLEN[1:0]</i> | Length            |
|---------------------|-------------------|
| 00                  | 16-bits           |
| 01                  | 20-bits           |
| 10                  | 24-bits (default) |
| 11                  | 32-bits           |

**表 8-15. TDM RX Sample Justification**

| <i>RX_JUSTIFY</i> | Justification  |
|-------------------|----------------|
| 0                 | Left (default) |
| 1                 | Right          |

**表 8-16. TDM RX Time Slot Select Configuration**

| <i>RX_SCFG[1:0]</i> | Config Origin  |
|---------------------|--|
| 00                  | Mono with Time Slot equal to I <sup>2</sup> C Address Offset (default) |
| 01                  | Mono Left Channel  |
| 10                  | Mono Right Channel   |
| 11                  | Stereo Down Mix [L+R]/2  |

**表 8-17. TDM RX Left Channel Time Slot**

| <i>RX_SLOT_L[3:0]</i> | Time Slot   |
|-----------------------|-------------|
| 0x0                   | 0 (default) |
| 0x1                   | 1           |
| ...                   | ...         |
| 0xE                   | 14          |
| 0xF                   | 15          |

**表 8-18. TDM RX Right Channel Time Slot**

| <i>RX_SLOT_R[3:0]</i> | Time Slot   |
|-----------------------|-------------|
| 0x0                   | 0 (default) |
| 0x1                   | 1           |
| ...                   | ...         |
| 0xE                   | 14          |
| 0xF                   | 15          |

The TDM port can transmit a number sample streams on the SDOOUT pin including speaker voltage sense, speaker current sense, decimated PDM input, VBAT voltage, die temperature and channel gain. [图 8-10](#) below illustrates the alignment of time slots to the beginning of a frame and how a given sample stream is mapped to time slots. Either the rising or falling edge of SBCLK can be used to transmit data on the SDOOUT pin, which can be configured by setting the *TX\_EDGE* register bit. The *TX\_OFFSET[2:0]* register bits define the number SBCLK cycles between the start of a frame and the beginning of time slot 0. This would typically be programmed to 0 for Left Justified format and 1 for I<sup>2</sup>S format. The TDM TX can either transmit logic 0 or Hi-Z depending on the setting of the *TX\_FILL* register bit setting. An optional bus keeper will weakly hold the state of SDOOUT when all devices driving are Hi-Z. Since only one bus keeper is required on SDOOUT, this feature can be disabled via the *TX\_KEEPER* register bit.

Each sample stream is composed of either one or two 8-bit time slots. Speaker voltage sense, speaker current sense and decimated PDM sample streams are 16-bit precision, so they will always utilize two TX time slots. The VBAT voltage stream is 12-bit precision, and can either be transmitted left justified in a 16-bit word (using two time slots) or can be truncated to 8-bits (the top 8 MSBs) and be transmitted in a single time slot. This is configured by setting *VBAT\_SLEN* register bit. The Die temperature and gain are both 8-bit precision and are transmitted in a single time slot.




图 8-10. TDM Port TX Diagram

表 8-19. TDM TX Transmit Polarity

| TX_EDGE | SDOUT Transmit Edge             |
|---------|---------------------------------|
| 0       | Rising edge of SBCLK            |
| 1       | Falling edge of SBCLK (default) |

表 8-20. TDM TX Start of Frame to Time Slot 0 Offset

| TX_OFFSET[2:0] | SBCLK Cycles |
|----------------|--------------|
| 0x0            | 0            |
| 0x1            | 1 (default)  |
| 0x2            | 2            |
| ...            | ...          |
| 0x6            | 6            |
| 0x7            | 7            |

表 8-21. TDM TX Unused Bit Field Fill

| TX_FILL | SDOUT Unused Bit Fields |
|---------|-------------------------|
| 0       | Transmit 0              |
| 1       | Transmit Hi-Z (default) |

表 8-22. TDM TX SDOUT Bus Keeper Enable

| TX_KEEPER | SDOUT Bus Keeper            |
|-----------|-----------------------------|
| 0         | Disable bus keeper          |
| 1         | Enable bus keeper (default) |

The time slot register for each sample stream defines where the MSB transmission begins. For instance, if  $VSNS\_SLOT[5:0]$  is set to 2, the upper 8 MSBs will be transmitted in time slot 2 and the lower 8 LSBs will be transmitted in time slot 3. Each sample stream can be individually enabled or disabled. This is useful to manage limited TDM bandwidth since it may not be necessary to transmit all streams for all devices on the bus.

It is important to ensure that time slot assignments for actively transmitted sample streams do not conflict. For instance, if  $VSNS\_SLOT[5:0]$  is set to 2 and  $ISNS\_SLOT[5:0]$  is set to 3, the lower 8 LSBs of voltage sense will conflict with the upper 8 MSBs of current sense. This will produce unpredictable transmission results in the conflicting bit slots (i.e. the priority is not defined).

If time slot selections place transmission beyond the frame boundary, the transmitter will truncate transmission at the frame boundary.

**表 8-23. TDM Voltage Sense Time Slot**

| <i>VSNS_SLOT[5:0]</i> | Slot        |
|-----------------------|-------------|
| 0x00                  | 0 (default) |
| 0x01                  | 1           |
| 0x02                  | 2           |
| ...                   | ...         |
| 0x3E                  | 62          |
| 0x3F                  | 63          |

**表 8-24. TDM Voltage Sense Transmit Enable**

| <i>VSNS_TX</i> | State              |
|----------------|--------------------|
| 0              | Disabled (default) |
| 1              | Enabled            |

**表 8-25. TDM Current Sense Time Slot**

| <i>ISNS_SLOT[5:0]</i> | Slot        |
|-----------------------|-------------|
| 0x00                  | 0           |
| 0x01                  | 1           |
| 0x02                  | 2 (default) |
| ...                   | ...         |
| 0x3E                  | 62          |
| 0x3F                  | 63          |

**表 8-26. TDM Current Sense Transmit Enable**

| <i>ISNS_TX</i> | State              |
|----------------|--------------------|
| 0              | Disabled (default) |
| 1              | Enabled            |

**表 8-27. TDM Decimated PDM Input Time Slot**

| <i>PDM_SLOT[5:0]</i> | Slot        |
|----------------------|-------------|
| 0x00                 | 0           |
| 0x01                 | 1           |
| ...                  | ...         |
| 0x04                 | 4 (default) |
| ...                  | ...         |
| 0x3E                 | 62          |
| 0x3F                 | 63          |

**表 8-28. TDM Decimated PDM Input Transmit Enable**

| <i>PDM_TX</i> | State              |
|---------------|--------------------|
| 0             | Disabled (default) |
| 1             | Enabled            |

表 8-29. TDM VBAT Time Slot

| <i>VBAT_SLOT[5:0]</i> | Slot        |
|-----------------------|-------------|
| 0x00                  | 0           |
| 0x01                  | 1           |
| ...                   | ...         |
| 0x06                  | 6 (default) |
| ...                   | ...         |
| 0x3E                  | 62          |
| 0x3F                  | 63          |

表 8-30. TDM VBAT Time Slot Length

| <i>VBAT_SLEN</i> | Slot Length                  |
|------------------|------------------------------|
| 0                | Truncate to 8-bits (default) |
| 1                | Left justify to 16-bits      |

表 8-31. TDM VBAT Transmit Enable

| <i>VBAT_TX</i> | State              |
|----------------|--------------------|
| 0              | Disabled (default) |
| 1              | Enabled            |

表 8-32. TDM Temp Sensor Time Slot

| <i>TEMP_SLOT[5:0]</i> | Slot        |
|-----------------------|-------------|
| 0x00                  | 0           |
| 0x01                  | 1           |
| ...                   | ...         |
| 0x07                  | 7 (default) |
| ...                   | ...         |
| 0x3E                  | 62          |
| 0x3F                  | 63          |

表 8-33. TDM Temp Sensor Transmit Enable

| <i>TEMP_TX</i> | State              |
|----------------|--------------------|
| 0              | Disabled (default) |
| 1              | Enabled            |

表 8-34. TDM Limiter Gain Reduction Time Slot

| <i>GAIN_SLOT[5:0]</i> | Slot        |
|-----------------------|-------------|
| 0x00                  | 0           |
| 0x01                  | 1           |
| ...                   | ...         |
| 0x08                  | 8 (default) |
| ...                   | ...         |



**表 8-34. TDM Limiter Gain Reduction Time Slot  
(continued)**

| GAIN_SLOT[5:0] | Slot |
|----------------|------|
| 0x3E           | 62   |
| 0x3F           | 63   |

**表 8-35. TDM Limiter Gain Reduction Transmit  
Enable**

| GAIN_TX | State              |
|---------|--------------------|
| 0       | Disabled (default) |
| 1       | Enabled            |

### 8.4.3 Playback Signal Path

#### 8.4.3.1 High Pass Filter

Excessive DC and low frequency content in audio playback signal can damage loudspeakers, so the TAS2770 employs a high-pass filter (HPF) to prevent this from occurring for the PCM playback path. No HPF is available in the PDM playback path. 表 8-36 below shows the -3 dB corner frequencies available for each sample rate set by register bits *HPF\_FREQ[2:0]*. The filter can be bypassed by setting the *HPF\_FREQ[2:0]* register to 3'b000. The HPF Bi-Quad filter coefficients can also be directly programmed via the TBD register bits.

**表 8-36. HPF Filter Settings**

| HPF_FREQ[2:0] | -3 dB FREQUENCY (Hz) |               |
|---------------|----------------------|---------------|
|               | 44.1/88.2/176.4 kHz  | 48/96/192 kHz |
| 000           | bypass               | bypass        |
| 001           | 1.8 (default)        | 2 (default)   |
| 010           | 46                   | 50            |
| 011           | 92                   | 100           |
| 100           | 184                  | 200           |
| 101           | 368                  | 400           |
| 110           | 735                  | 800           |
| 111           | Reserved             | Reserved      |

#### 8.4.3.2 Digital Volume Control and Amplifier Output Level

The gain from audio input to speaker terminals is controlled by setting the amplifier's output level and digital volume control (DVC). A separate DVC is provided for PDM (available from the PDM input pins) and PCM (available from the TDM ports pins) playback paths.

Amplifier output level settings are presented in dBV (dB relative to 1 V<sub>rms</sub>) with a full scale digital audio input (0 dBFS) and the digital volume control set to 0 dB. It should be noted that these levels may not be achievable because of analog clipping in the amplifier, so they should be used to convey gain only. 表 8-37 below shows analog gain settings that can be programmed via the *AMP\_LEVEL[4:0]* register bits.

**表 8-37. Amplifier Output Level Settings**

| AMP_LEVEL[4:0] | FULL SCALE OUTPUT |                       |
|----------------|-------------------|-----------------------|
|                | dBV               | V <sub>PEAK</sub> (V) |
| 0x00           | 11.0              | 5.02                  |
| 0x01           | 11.5              | 5.32                  |

**表 8-37. Amplifier Output Level Settings (continued)**

| AMP_LEVEL[4:0] | FULL SCALE OUTPUT |                       |
|----------------|-------------------|-----------------------|
|                | dBV               | V <sub>PEAK</sub> (V) |
| 0x02           | 12.0              | 5.63                  |
| 0x03           | 12.5              | 5.96                  |
| 0x04           | 13.0              | 6.32                  |
| 0x05           | 13.5              | 6.69                  |
| 0x06           | 14.0              | 7.09                  |
| 0x07           | 14.5              | 7.51                  |
| 0x08           | 15.0              | 7.95                  |
| 0x09           | 15.5              | 8.42                  |
| 0x0A           | 16.0              | 8.92                  |
| 0x0B           | 16.5              | 9.45                  |
| 0x0C           | 17.0              | 10.0                  |
| 0x0D           | 17.5              | 10.6                  |
| 0x0E           | 18.0              | 11.2                  |
| 0x0F           | 18.5              | 11.9                  |
| 0x10           | 19.0 (default)    | 12.6 (default)        |
| 0x11           | 19.5              | 13.4                  |
| 0x12           | 20.0              | 14.1                  |
| 0x13           | 20.5              | 14.98                 |
| 0x14           | 21.0              | 15.87                 |
| 0x15 - 0x1F    | Reserved          | Reserved              |

式 1 calculates the amplifiers output voltage.

$$V_{AMP} = \text{Input} + A_{dvc} + A_{AMP} \text{ dBV} \quad (1)$$

where

- $V_{AMP}$  is the amplifier output voltage in dBV
- Input is the digital input amplitude in dB with respect to 0 dBFS
- $A_{dvc}$  is the digital volume control setting, 0 dB to -100 dB in 0.5 dB steps
- $A_{AMP}$  is the amplifier output level setting in dBV

The digital volume control (DVC) is independently configurable for PCM and PDM streams from 0 dB to -100 dB in 0.5 dB steps by setting the *DVC\_PCM[7:0]* and *PVC\_PDM[7:0]* register bits respectively. Settings greater than 0xC8 are interpreted as mute. When a change in digital volume control occurs, the device ramps the volume to the new setting based on the *DVC\_RATE[1:0]* register bits. If *DVC\_RATE[1:0]* is set to 2'b11, volume ramping is disabled. This can be used to speed up startup, shutdown and digital volume changes when volume ramping is handled by the system master.

**表 8-38. PCM Digital Volume Control**

| DVC_PCM[7:0] | Volume (dB) |
|--------------|-------------|
| 0x00         | 0 (default) |

**表 8-38. PCM Digital Volume Control (continued)**

| <i>DVC_PCM[7:0]</i> | Volume (dB) |
|---------------------|-------------|
| 0x01                | -0.5        |
| 0x02                | -1          |
| ...                 | ...         |
| 0xC8                | -100        |
| 0xC9 - 0xFF         | Mute        |

**表 8-39. PDM Digital Volume Control**

| <i>DVC_PDM[7:0]</i> | Volume (dB) |
|---------------------|-------------|
| 0x00                | 0 (default) |
| 0x01                | -0.5        |
| 0x02                | -1          |
| ...                 | ...         |
| 0xC8                | -100        |
| 0xC9 - 0xFF         | Mute        |

**表 8-40. Digital Volume Ramp Rate**

| <i>DVC_RAMP[1:0]</i> | Ramp Rate                     |
|----------------------|-------------------------------|
| 00                   | 0.5 dB per 1 Sample (default) |
| 01                   | 0.5 dB per 4 Samples          |
| 10                   | 0.5 dB per 8 Samples          |
| 11                   | Volume Ramping Disabled       |

The Class-D amplifier uses a closed-loop architecture, so the gain does not depend on VBAT. The approximate threshold for the onset of analog clipping is calculated in 式 2.

$$V_{PK(max,preclip)} = V_{BAT} \times \left( \frac{R_L}{R_{FET(tot)} + R_{interconnect} + R_L} \right) V \quad (2)$$

where

- $V_{PK(max,preclip)}$  is the maximum peak unclipped output voltage in V
- $V_{BAT}$  is the power supply voltage
- $R_L$  is the speaker load in  $\Omega$
- $R_{interconnect}$  is the additional resistance in the PCB (such as cabling and filters) in  $\Omega$
- $R_{FET(on)}$  is the power stage total on resistance (HS FET+LS FET+Sense Resistor+bonding+packaging) in  $\Omega$

The effective on-resistance for this device (including HS+LS FET, Sense Resistor and bonding and packaging leads) is approximately 510 m $\Omega$  at room temperature. 表 8-41 shows approximate maximum unclipped peak output voltages at room temperature (excluding interconnect resistances).

**表 8-41. Approximate Maximum Unclipped Peak Output Voltage at Room Temperature**

| SUPPLY VOLTAGE<br>VBAT (V) | MAXIMUM UNCLIPPED<br>PEAK VOLTAGE<br>$V_{PK}$ (V) |                  |
|----------------------------|---|------------------|
|                            | $R_L = 4 \Omega$                                  | $R_L = 8 \Omega$ |
| 8.4                        | 7.45  | 7.90             |
| 12.6                       | 11.18   | 11.84            |

### 8.4.3.3 Audio Playback Selection

Audio playback can be sourced from either PCM (through the TDM) or PDM (through the PDMD PDM Inputs) input sources through the *PB\_SRC* register bit. The *PB\_PDM\_SRC* register bit determines the source of the PDM source.

**表 8-42. Audio Playback Source**


| <i>PB_SRC</i> | Source        |
|---------------|---------------|
| 0             | PCM (default) |
| 1             | PDM           |

**表 8-43. PDM Playback Source**

| <i>PB_PDM_SRC</i> | Source   |
|-------------------|--|
| 0                 | PDM input pin defined by<br>PDM_MAP register bit (default) |
| 1                 | Reserved   |

### 8.4.3.4 Battery Tracking Limiter with Brown Out Prevention

The TAS2770 monitors battery voltage (VBAT) and the audio signal to automatically decrease gain when the audio signal peaks exceed a programmable threshold. This helps prevent clipping and extends playback time through end of charge battery conditions. The limiter threshold can be configured to track VBAT below a programmable inflection point with a programmable slope. A minimum threshold sets the limit of threshold reduction from VBAT tracking. Configurable attack rate, hold time and release rate are provided to shape the dynamic response of the limiter (through the *LIM\_ATK\_RT[2:0]*, *LIM\_HLD\_TM[2:0]* and *LIM\_RLS\_RT[2:0]* register bits).



**图 8-11. Limiter and Brown Out Prevention Interaction Diagram**

A Brown Out Prevention (BOP) feature provides a priority input to the limiter to provide very fast response to transient dips in VBAT at end of charge conditions that can cause system level brown out. When VBAT dips below the BOP threshold, the limiter begins reducing gain with an attack latency of less than 10  $\mu$ s and a

configurable attack rate. When VBAT rises above the BOP threshold, the limiter will begin to release after the programmed hold time.

The limiter is enabled by setting the *LIM\_EN* bit register bit high.

**表 8-44. Battery Tracking Limiter Enable**

| <i>LIM_EN</i> | Value              |
|---------------|--------------------|
| 0             | Disabled (default) |
| 1             | Enabled            |

The limiter has configurable attack rate, hold time and release rate, which are available through the *LIM\_ATK\_RT[2:0]*, *LIM\_HLD\_TM[2:0]* and *LIM\_RLS\_RT[2:0]* register bits respectively. The limiter attack and release step size can be set by configuring the *LIM\_ATK\_ST[1:0]* and *LIM\_RLS\_ST[1:0]* register bits respectively.

**表 8-45. Limiter Attack Rate**

| <i>LIM_ATK_RT[2:0]</i> | Attack Rate (µs) |
|------------------------|------------------|
| 0x0                    | 5                |
| 0x1                    | 10               |
| 0x2                    | 20 (default)     |
| 0x3                    | 40               |
| 0x4                    | 80               |
| 0x5                    | 160              |
| 0x6                    | 320              |
| 0x7                    | 640              |

**表 8-46. Limiter Hold Time**

| <i>LIM_HLD_TM[2:0]</i> | Hold Time (ms) |
|------------------------|----------------|
| 0x0                    | 0              |
| 0x1                    | 10             |
| 0x2                    | 25             |
| 0x3                    | 50             |
| 0x4                    | 100            |
| 0x5                    | 250            |
| 0x6                    | 500 (default)  |
| 0x7                    | 1000           |

**表 8-47. Limiter Release Rate**

| <i>LIM_RLS_RT[2:0]</i> | Release Time (ms) |
|------------------------|-------------------|
| 0x0                    | 10                |
| 0x1                    | 50                |
| 0x2                    | 100               |
| 0x3                    | 250               |
| 0x4                    | 500               |

**表 8-47. Limiter Release Rate (continued)**

| <i>LIM_RLS_RT[2:0]</i> | Release Time (ms) |
|------------------------|-------------------|
| 0x5                    | 750               |
| 0x6                    | 1000 (default)    |
| 0x7                    | 1500              |

**表 8-48. Limiter Attack Step Size**

| <i>LIM_ATK_ST[1:0]</i> | Step Size (dB) |
|------------------------|----------------|
| 00                     | 0.25           |
| 01                     | 0.5 (default)  |
| 10                     | 1              |
| 11                     | 2              |

**表 8-49. Limiter Release Step Size**

| <i>LIM_RLS_ST[1:0]</i> | Step Size (dB) |
|------------------------|----------------|
| 00                     | 0.25           |
| 01                     | 0.5 (default)  |
| 10                     | 1              |
| 11                     | 2              |

A maximum level of attenuation applied by the limiter and brown out prevention feature is configurable through the *LIM\_MAX\_ATN[4:0]* register bits. This attenuation limit is shared between the features. For instance, if the maximum attenuation is set to 6 dB and the limiter has reduced gain by 4 dB, the brown out prevention feature will only be able to reduce the gain further by another 2 dB. If the limiter or brown out prevention feature is attacking and it reaches the maximum attenuation, gain will not be reduced any further.

**表 8-50. Limiter Max Attenuation**

| <i>LIM_MAX_ATN[4:0]</i> | Attenuation (dB) |
|-------------------------|------------------|
| 0x00                    | 1                |
| 0x01                    | 1.5              |
| ...                     | ...              |
| 0x10                    | 9 (default)      |
| ...                     | ...              |
| 0x1E                    | 16               |
| 0x1F                    | 16.5             |

The limiter begins reducing gain when the output signal level is greater than the limiter threshold. The limiter can be configured to track VBAT below a programmable inflection point with a minimum threshold value. [图 8-12](#) below shows the limiter configured to limit to a constant level regardless of VBAT level. To achieve this behavior, set the limiter maximum threshold to the desired level through the *LIM\_TH\_MAX[6:0]* register bits. Set the limiter inflection point (through the *LIM\_INF\_PT[6:0]* register bits) below the minimum allowable VBAT setting. The limiter minimum threshold register bits (*LIM\_TH\_MIN[6:0]*) do not impact limiter behavior in this use case.




图 8-12. Limiter with Fixed Threshold

表 8-51. Limiter Maximum Threshold

| LIM_TH_MAX[6:0] | Threshold (V) |
|-----------------|---------------|
| 0x00            | 2             |
| 0x01            | 2.1           |
| ...             | ...           |
| 0x6E            | 13 (default)  |
| ...             | ...           |
| 0x7E            | 14.6          |
| 0x7F            | 14.7          |

表 8-52. Limiter Minimum Threshold

| LIM_TH_MIN[6:0] | Threshold (V) |
|-----------------|---------------|
| 0x00            | 2             |
| 0x01            | 2.1           |
| ...             | ...           |
| 0x1E            | 5 (default)   |
| ...             | ...           |
| 0x7E            | 14.6          |
| 0x7F            | 14.7          |

表 8-53. Limiter Inflection Point

| LIM_INF_PT[6:0] | Inflection Point (V) |
|-----------------|----------------------|
| 0x00            | 2                    |
| 0x01            | 2.1                  |
| ...             | ...                  |
| 0x58            | 10.8 (default)       |

表 8-53. Limiter Inflection Point (continued)

| LIM_INF_PT[6:0] | Inflection Point (V) |
|-----------------|----------------------|
| ...             | ...                  |
| 0x7E            | 14.6                 |
| 0x7F            | 14.7                 |

图 8-13 shows how to configure the limiter to track VBAT below a threshold without a minimum threshold. Set the LIM\_TH\_MAX[6:0] register bits to the desired threshold and LIM\_INF\_PT[6:0] register bits to the desired inflection point where the limiter will begin reducing the threshold with VBAT. The LIM\_SLOPE[1:0] register bits can be used to change the slope of the limiter tracking with VBAT. The default value of 1 V/V will reduce the threshold 1 V for every 1 V of drop in VBAT. More aggressive tracking slopes can be programmed if desired. Program the LIM\_TH\_MIN[6:0] below the minimum VBAT to prevent the limiter from having a minimum threshold reduction when tracking VBAT.




图 8-13. Limiter with Inflection Point

表 8-54. Limiter VBAT Tracking Slope

| LIM_SLOPE[1:0] | Slope (V/V) |
|----------------|-------------|
| 00             | 1 (default) |
| 01             | 1.5         |
| 10             | 2           |
| 11             | 4           |

To achieve a limiter that tracks VBAT below a threshold, configure the limiter as explained in the previous example, except program the LIM\_TH\_MIN[6:0] register bits to the desired minimum threshold. This is shown in 图 8-14 below.






图 8-14. Limiter with Inflection Point and Minimum Threshold

The TAS2770 also employs a Brown Out Prevention (BOP) feature that serves as a low latency priority input to the limiter engine that begins attacking within 10  $\mu$ s of VBAT dipping below the programmed BOP threshold. This feature can be enabled by setting the *BOP\_EN* register bit high. It should be noted that the BOP feature is independent of the limiter and will function if enabled even if the limiter is disabled. The BOP threshold is configured by setting the threshold with register bits *BOP\_TH[7:0]*.




图 8-15. Limiter Block Diagram

表 8-55. Brown Out Prevention Enable

| <i>BOP_EN</i> | Value             |
|---------------|-------------------|
| 0             | Disabled          |
| 1             | Enabled (default) |

表 8-56. Brown Out Prevention Threshold

| <i>BOP_TH[7:0]</i> | Threshold (V) |
|--------------------|---------------|
| 0x00               | 4.5           |
| 0x01               | 4.525         |
| 0x02               | 4.55          |
| ...                | ...           |
| 0x14               | 5.0 (default) |

**表 8-56. Brown Out Prevention Threshold  
(continued)**

| <i>BOP_TH[7:0]</i> | Threshold (V) |
|--------------------|---------------|
| ...                | ...           |
| 0xFE               | 10.85         |
| 0xFF               | 10.875        |

The BOP feature has a separate attack rate, attack step size and hold time from the battery tracking limiter (register bits *BOP\_ATK\_RT[2:0]*, *BOP\_ATK\_ST[1:0]* and *BOP\_HLD\_TM[2:0]* respectively). The BOP feature uses the *LIM\_RLS\_RT[2:0]* register setting to release after a brown out event.

**表 8-57. Brown Out Prevention Attack Rate**

| <i>BOP_ATK_RT[2:0]</i> | Attack Rate ( $\mu$ s) |
|------------------------|------------------------|
| 0x0                    | 5                      |
| 0x1                    | 10                     |
| 0x2                    | 20 (default)           |
| 0x3                    | 40                     |
| 0x4                    | 80                     |
| 0x5                    | 160                    |
| 0x6                    | 320                    |
| 0x7                    | 640                    |

**表 8-58. Brown Out Prevention Attack Step Size**


| <i>BOP_ATK_ST[1:0]</i> | Step Size (dB) |
|------------------------|----------------|
| 00                     | 0.5            |
| 01                     | 1 (default)    |
| 10                     | 1.5            |
| 11                     | 2              |

**表 8-59. Brown Out Prevention Hold Time**

| <i>BOP_HLD_TM[2:0]</i> | Hold Time (ms) |
|------------------------|----------------|
| 0x0                    | 0              |
| 0x1                    | 10             |
| 0x2                    | 25             |
| 0x3                    | 50             |
| 0x4                    | 100            |
| 0x5                    | 250            |
| 0x6                    | 500 (default)  |
| 0x7                    | 1000           |

The TAS2770 can also shutdown the device when a brown out event occurs if the *BOP\_SHUTDOWN* register bit is set high. For the device to continue playing audio again, the device must transition through a SW/HW shutdown state. Setting the *BOP\_INF\_HLD* high will cause the limiter to stay in the hold state (i.e. never release)

after a cleared brown out event until either the device transitions through a mute or SW/HW shutdown state or the register bit *BOP\_HLD\_CLR* is written to a high value (which will cause the device to exit the hold state and begin releasing). This bit is self clearing and will always readback low. 8-16 below illustrates the entering and exiting from a brown out event.



8-16. Brown Out Prevention Event

表 8-60. Shutdown on Brown Out Event

| <i>BOP_SHUTDOWN</i> | Value                    |
|---------------------|--------------------------|
| 0                   | Don't Shutdown (default) |
| 1                   | Shutdown                 |

表 8-61. Infinite Hold on Brown Out Event

| <i>BOP_INF_HLD</i> | Value  |
|--------------------|--|
| 0                  | Use <i>BOP_HLD_TM</i> after Brown Out event (default)    |
| 1                  | Do not release until <i>BOP_HLD_CLR</i> is asserted high |

表 8-62. BOP Infinite Hold Clear

| <i>BOP_HLD_CLR</i> | Value                       |
|--------------------|-----------------------------|
| 0                  | Don't clear (default)       |
| 1                  | Clear event (self clearing) |

### 8.4.3.5 Inter Chip Limiter Alignment

#### 8.4.3.5.1 TDM Mode

The TAS2770 supports alignment of limiter (including brown out prevention) dynamics across devices that share the same TDM bus. This ensures consistent gain between channels during limiting or brown out events since these dynamics are dependent on audio content, which can vary across channels. Each device can be configured to align to a specified number of other devices, which allows creation of groupings of devices that align only to each other.

Limiter activity is communicated through the limiter gain reduction parameter that can be optionally transmitted by each device on SDOOUT in an 8-bit time slot. Gain reduction should be transmitted in adjacent time slots for all devices that are to be aligned beginning with the first slot that is specified by the *ICLA\_SLOT[5:0]* register bits. The order of the devices is not important as long as they are adjacent. The time slot for limiter gain reduction is configured by the *GAIN\_SLOT[5:0]* register bits and enabled by the *GAIN\_TX* register bit.

The *ICLA\_SEN[7:0]* register bits specify which time slots should be listened to for gain alignment. This allows any number of devices between two and eight to be grouped together. At least two of these bits should be enabled for alignment to take place. The *ICLA\_USE\_MAX* register bit determines whether alignment is based on the maximum or minimum gain reduction value from the group of enabled devices.

To enable the inter chip limiter alignment feature, the *ICLA\_EN* register bit should be asserted high and all devices should be configured with identical limiter and brown out prevention settings. Limiter gain reduction transmission should be enabled on all devices as described above.

**表 8-63. Inter Chip Limiter Alignment**

| <i>ICLA_EN</i> | Value              |
|----------------|--------------------|
| 0              | Disabled (default) |
| 1              | Enabled            |

**表 8-64. ICLA Alignment Configuration**

| <i>ICLA_MODE</i> | Value  |
|------------------|--|
| 00               | Use the minimum gain reduction of the ICLA group including 0dB (default) |
| 01               | Use the maximum gain reduction of the ICLA group                         |
| 10               | Use the minimum gain reduction of the ICLA group that is non-0dB         |
| 11               | Reserved   |

**表 8-65. Inter Chip Limiter Alignment Starting Time Slot**

| <i>ICLA_SLOT[5:0]</i> | Starting Time Slot    |
|-----------------------|-----------------------|
| 0x00                  | Time Slot 0 (default) |
| 0x01                  | Time Slot 1           |
| 0x02                  | Time Slot 2           |
| ...                   | ...                   |
| 0x3F                  | Time Slot 63          |

**表 8-66. Inter Chip Limiter Alignment Time Slot Enable**

| Register Bit       | Description  | Bit Value | State              |
|--------------------|--|-----------|--------------------|
| <i>ICLA_SEN[0]</i> | Time Slot = <i>ICLA_SLOT[5:0]</i> . When enabled, the limiter will include this time slot in the alignment group.    | 0         | Disabled (default) |
|                    |  | 1         | Enabled            |
| <i>ICLA_SEN[1]</i> | Time Slot = <i>ICLA_SLOT[5:0]</i> + 1. When enabled, the limiter will include this time slot in the alignment group. | 0         | Disabled (default) |
|                    |  | 1         | Enabled            |
| <i>ICLA_SEN[2]</i> | Time Slot = <i>ICLA_SLOT[5:0]</i> + 2. When enabled, the limiter will include this time slot in the alignment group. | 0         | Disabled (default) |
|                    |  | 1         | Enabled            |
| <i>ICLA_SEN[3]</i> | Time Slot = <i>ICLA_SLOT[5:0]</i> + 3. When enabled, the limiter will include this time slot in the alignment group. | 0         | Disabled (default) |
|                    |  | 1         | Enabled            |
| <i>ICLA_SEN[4]</i> | Time Slot = <i>ICLA_SLOT[5:0]</i> + 4. When enabled, the limiter will include this time slot in the alignment group. | 0         | Disabled (default) |
|                    |  | 1         | Enabled            |
| <i>ICLA_SEN[5]</i> | Time Slot = <i>ICLA_SLOT[5:0]</i> + 5. When enabled, the limiter will include this time slot in the alignment group. | 0         | Disabled (default) |
|                    |  | 1         | Enabled            |
| <i>ICLA_SEN[6]</i> | Time Slot = <i>ICLA_SLOT[5:0]</i> + 6. When enabled, the limiter will include this time slot in the alignment group. | 0         | Disabled (default) |
|                    |  | 1         | Enabled            |

表 8-66. Inter Chip Limiter Alignment Time Slot Enable (continued)

| Register Bit | Description   | Bit Value | State              |
|--------------|---|-----------|--------------------|
| ICLA_SEN[7]  | Time Slot = ICLA_SLOT[5:0] + 7. When enabled, the limiter will include this time slot in the alignment group. | 0         | Disabled (default) |
|              |   | 1         | Enabled            |

#### 8.4.3.6 Class-D Settings

The TAS2770 Class-D amplifier supports spread spectrum PWM modulation, which can be enabled by setting the AMP\_SS register bit high. This can help reduce EMI in some systems.

表 8-67. Low EMI Spread Spectrum Mode

| AMP_SS | Spread Spectrum   |
|--------|-------------------|
| 0      | Disabled          |
| 1      | Enabled (default) |

By default the Class-D amplifier's switching frequency is based on the device's trimmed internal oscillator. To synchronize switching to the audio sample rate, set the CLASSD\_SYNC register bit high. When the Class-D is synchronized to the audio sample rate, the RATE\_RAMP register bit must be set based whether the audio sample rate is based on a 44.1 kHz or 48 kHz frequency. For 44.1, 88.2 and 176.4 kHz, set this bit high. for 48, 96 and 192 kHz, set this bit low. This ensures that the internal ramp generator has the appropriate slope.

表 8-68. Class-D Synchronization Mode

| CLASSD_SYNC | Synchronization Mode                       |
|-------------|--|
| 0           | Not synchronized to audio clocks (default) |
| 1           | Synchronized to audio clocks               |

表 8-69. Sample Rate for Class-D Synchronized Mode

| RAMP_RATE | Playback Sample Rate         |
|-----------|------------------------------|
| 0         | 48, 96 and 192 kHz (default) |
| 1         | 44.1, 88.2 and 174.6 kHz     |

#### 8.4.4 SAR ADC

A 12-bit SAR ADC monitors VBAT voltage and die temperature. The results of these conversions are available through the register readback (VBAT\_CNV[11:0] and TMP\_CNV[7:0] registers respectively). VBAT voltage conversions are also used by the limiter and brown out prevention features.

The ADC runs at a fixed 667 kHz sample rate (1.5 μs per conversion) interleaved between VBAT voltage and die temperature measurements. This gives an effective sample rate of 333 kHz (3 μs per conversion) with a latency of 1 sample (1.5 μs). This gives a worst case measurement latency of 4.5 μs. Actual VBAT voltage is calculated by dividing the VBAT\_CNV[11:0] register by 256. Actual die temperature is calculated by dividing the TMP\_CNV[11:0] register by 16 and then subtracting 93.

表 8-70. ADC VBAT Voltage Conversion

| VBAT_CNV[11:0] | VBAT Voltage (V) |
|----------------|------------------|
| 0x000          | 0 V              |
| 0x001          | 0.0039 V         |
| ...            | ...              |
| 0xC9A          | 12.6016 V        |

表 8-70. ADC VBAT Voltage Conversion (continued)

| VBAT_CNV[11:0] | VBAT Voltage (V) |
|----------------|------------------|
| ...            | ...              |
| 0xE00          | 14.0000 V        |

表 8-71. ADC Die Temperature Conversion

| TMP_CNV[11:0] | Die Temperature (°C) |
|---------------|----------------------|
| 0x000         | -93 °C               |
| 0x001         | -92.9375 °C          |
| ...           | ...                  |
| 0x760         | 25 °C                |
| ...           | ...                  |
| 0xFFE         | 162.8750 °C          |
| 0xFFFF        | 162.9375 °C          |

### 8.4.5 IV Sense

The TAS2770 provides speaker voltage and current sense for real time monitoring of loudspeaker behavior. The VSNS\_P and VSNS\_N pins should be connected after any ferrite bead filter (or directly to the OUT\_P and OUT\_N connections if no EMI filter is used). The V-Sense connections eliminate IR drop error due to packaging, PCB interconnect or ferrite bead filter resistance. It should be noted that any interconnect resistance after the V-Sense terminals will not be corrected for, so it is advised to connect the sense connections as close to the load as possible.




图 8-17. V-Sense Connections

I-Sense and V-Sense can be powered down by asserting the *ISNS\_PD* and *VSNS\_PD* register bits respectively. When powered down, the device will return null samples for the powered down block.

表 8-72. I-Sense Power Down

| ISNS_PD | Setting                     |
|---------|-----------------------------|
| 0       | I-Sense is active (default) |
| 1       | I-Sense is powered down     |

表 8-73. V-Sense Power Down

| VSNS_PD | Setting                     |
|---------|-----------------------------|
| 0       | V-Sense is active (default) |
| 1       | V-Sense is powered down     |

## 8.4.6 Clocks and PLL

In TMD/I<sup>2</sup>C Mode, the device operates from SBCLK. 表 8-74 and 表 8-75 below shows the valid SBCLK frequencies for each sample rate and SBCLK to FSYNC ratio (for 44.1 kHz and 48 kHz family frequencies respectively).

If the sample rate is properly configured through the *SAMP\_RATE[1:0]* bits, no additional configuration is required as long as the SBCLK to FSYNC ratio is valid. The device will detect improper SBCLK frequencies and SBCLK to FSYNC ratios and volume ramp down the playback path to minimize audible artifacts.

**表 8-74. Supported SBCLK Frequencies (48 kHz based sample rates)**

| Sample Rate (kHz) | SBCLK to FSYNC Ratio |            |            |            |            |            |            |
|-------------------|----------------------|------------|------------|------------|------------|------------|------------|
|                   | 64                   | 96         | 128        | 192        | 256        | 384        | 512        |
| 48 kHz            | 3.072 MHz            | 4.608 MHz  | 6.144 MHz  | 9.216 MHz  | 12.288 MHz | 18.432 MHz | 24.576 MHz |
| 96 kHz            | 6.144 MHz            | 9.216 MHz  | 12.288 MHz | 18.432 MHz | 24.576 MHz | -          | -          |
| 192 kHz           | 12.288 MHz           | 18.432 MHz | 24.576 MHz | -          | -          | -          | -          |

**表 8-75. Supported SBCLK Frequencies (44.1 kHz based sample rates)**

| Sample Rate (kHz) | SBCLK to FSYNC Ratio |             |             |             |             |             |             |
|-------------------|----------------------|-------------|-------------|-------------|-------------|-------------|-------------|
|                   | 64                   | 96          | 128         | 192         | 256         | 384         | 512         |
| 44.1 kHz          | 2.8224 MHz           | 4.2336 MHz  | 5.6448 MHz  | 8.4672 MHz  | 11.2896 MHz | 16.9344 MHz | 22.5792 MHz |
| 88.2 kHz          | 5.6448 MHz           | 8.4672 MHz  | 11.2896 MHz | 16.9344 MHz | 22.5792 MHz | -           | -           |
| 176.4 kHz         | 11.2896 MHz          | 16.9344 MHz | 22.5792 MHz | -           | -           | -           | -           |

## 8.4.7 Operational Modes

### 8.4.7.1 Hardware Shutdown

The device enters Hardware Shutdown mode if the SDZ pin is asserted low. In Hardware Shutdown mode, the device consumes the minimum quiescent current from AVDD and VBAT supplies. All registers loose state in this mode and communication is disabled (through the I<sup>2</sup>C).

If SDZ is asserted low while audio is playing, the device will ramp down volume on the audio, stop the Class-D switching, power down analog and digital blocks and finally put the device into Hardware Shutdown mode.

When SDZ is released, the device will sample the MODE pin and enter the selected operational mode (i.e. either TDM/I<sup>2</sup>C).

### 8.4.7.2 Software Shutdown

Software Shutdown mode powers down all analog blocks required to playback audio, but does not cause the device to loose register state. Software Shutdown is enabled by asserting the *MODE[1:0]* register bits to 2'b10. If audio is playing when Software Shutdown is asserted, the Class-D will volume ramp down before shutting down. When deasserted, the Class-D will begin switching and volume ramp back to the programmed digital volume setting.

### 8.4.7.3 Mute

The TAS2770 will volume ramp down the Class-D amplifier to a mute state by setting the *MODE[1:0]* register bits to 2'b01. During mute the Class-D still switches, but transmits no audio content. If mute is deasserted, the device will volume ramp back to the programmed digital volume setting.

### 8.4.7.4 Active

In Active Mode the Class-D switches and plays back audio. Speaker voltage and current sensing are operational if enabled. PDM inputs are also active if enabled. Set the *MODE[1:0]* register bits to 2'b00 to enter active mode.

### 8.4.7.5 Mode Control and Software Reset

The TAS2770 mode can be configured by writing the *MODE[1:0]* bits.

表 8-76. Mode Control

| MODE[1:0] | Setting                     |
|-----------|-----------------------------|
| 00        | Active                      |
| 01        | Mute                        |
| 10        | Software Shutdown (default) |
| 11        | Reserved                    |

A software reset can be accomplished by asserting the *SW\_RESET* bit, which is self clearing. This will restore all registers to their default values.

表 8-77. Software Reset

| SW_RESET | Setting               |
|----------|-----------------------|
| 0        | Don't reset (default) |
| 1        | Reset                 |

#### 8.4.8 Faults and Status

During the power-up sequence, the power-on-reset circuit (POR) monitoring the AVDD pin will hold the device in reset (including all configuration registers) until the supply is valid. The device will not exit hardware shutdown until AVDD is valid and the SDZ pin is released. Once SDZ is released, the digital core voltage regulator will power up, enabling detection of the operational mode. If AVDD dips below the POR threshold, the device will immediately be forced into a reset state.

The device also monitors the VBAT supply and holds the analog core in power down if the supply is below the UVLO threshold or above the OVLO threshold. If the TAS2770 is in active operation and a UVLO or OVLO fault occurs, the analog supplies will immediately power down to protect the device. These faults are latching and require a transition through HW/SW shutdown to clear the fault. The live and latched registers will report UVLO/OVLO faults.

The device transitions into software shutdown mode if it detects any faults with the TDM clocks such as:

- Invalid SBCLK to FSYNC ratio
- Invalid FSYNC frequency
- Halting of SBCLK or FSYNC clocks

Upon detection of a TDM clock error, the device transitions into software shutdown mode as quickly as possible to limit the possibility of audio artifacts. Once all TDM clock errors are resolved, the device volume ramps back to its previous playback state. During a TDM clock error, the IRQZ pin will assert low if the clock error interrupt mask register bit is set low (*INT\_MASK[2]*). The clock fault is also available for readback in the live or latched fault status registers (*INT\_LIVE[2]* and *INT\_LTCH[2]*). Reading the latched fault status register (*INT\_LTCH[7:0]*) clears the register.

The TAS2770 also monitors die temperature and Class-D load current and will enter software shutdown mode if either of these exceed safe values. As with the TDM clock error, the IRQZ pin will assert low for these faults if the appropriate fault interrupt mask register bit is set low (*INT\_MASK[0]* for over temp and *INT\_MASK[1]* for over current). The fault status can also be monitored in the live and latched fault registers as with the TDM clock error.

Die over temp and Class-D over current errors can either be latching (i.e. the device will enter software shutdown until a HW/SW shutdown sequence is applied) or they can be configured to automatically retry after a prescribed time. This behavior can be configured in the *OTE\_RETRY* and *OCE\_RETRY* register bits (for over temp and over current respectively). Even in latched mode, the Class-D will not attempt to retry after an over temp or over current error until the retry time period (1.5s) has elapsed. This prevents applying repeated stress to the device in a rapid fashion that could lead to device damage. If the device has been cycled through SW/HW shutdown, the device will only begin to operate after the retry time period.



The status registers (and IRQZ pin if enabled through the status mask register) also indicates limiter behavior including when the limiter is activity, when VBAT is below the inflection point, when maximum attenuation has been applied, when the limiter is in infinite hold and when the limiter has muted the audio.

The IRQZ pin is an open drain output that asserts low during unmasked fault conditions and therefore must be pulled up with a resistor to IOVDD. An internal pull up resistor is provided in the TAS2770 and can be accessed by setting the *IRQZ\_PU* register bit high. [Figure 8-18](#) below highlights the IRQZ pin circuit.




Figure 8-18. IRQZ Pin

Table 8-78. Fault Interrupt Mask

| INT_MASK[10:0] Bit | Interrupt          | Default (1 = Mask) |
|--------------------|--------------------|--------------------|
| 0                  | Over Temp Error    | 0                  |
| 1                  | Over Current Error | 0                  |
| 2                  | TDM Clock Error    | 1                  |
| 3                  | Limiter Active     | 1                  |
| 4                  | VBAT < Inf Point   | 1                  |
| 5                  | Limiter Max Atten  | 1                  |
| 6                  | Limiter Inf Hold   | 1                  |
| 7                  | Limiter Mute       | 1                  |
| 8                  | PDM Clock Error    | 1                  |
| 9                  | VBAT Brown Out     | 1                  |
| 10                 | VBAT UVLO          | 1                  |
| 11                 | VBAT OVLO          | 1                  |

Table 8-79. IRQZ Internal Pull Up Enable

| IRQZ_PU | State              |
|---------|--------------------|
| 0       | Disabled (default) |
| 1       | Enabled            |

Table 8-80. IRQZ Interrupt Configuration

| IRQZ_PIN_CFG[1:0] | Value   |
|-------------------|---|
| 00                | IRQZ will assert on any unmasked live interrupts              |
| 01                | IRQZ will assert on any unmasked latched interrupts (default) |
| 10                | Reserved  |

表 8-80. IRQZ Interrupt Configuration (continued)

| IRQZ_PIN_CFG[1:0] | Value    |
|-------------------|----------|
| 11                | Reserved |

### 8.4.9 Power Sequencing Requirements

AVDD and IOVDD pins should be connected to the same 1.8 V supply domain. There are no other power sequencing requirements for order of rate of ramping up or down.

### 8.4.10 Digital Input Pull Downs

Each digital input and IO has an optional weak pull down to prevent the pin from floating. Pull downs are not enabled during HW shutdown.

表 8-81. Digital Input Pull Down Enables

| Register Bit | Description               | Bit Value | State             |
|--------------|---------------------------|-----------|-------------------|
| DIN_PD[0]    | Weak pull down for PDMCK. | 0         | Disabled          |
|              |                           | 1         | Enabled (default) |
| DIN_PD[2]    | Weak pull down for PDMD.  | 0         | Disabled          |
|              |                           | 1         | Enabled (default) |
| DIN_PD[5]    | Weak pull down for FSYNC. | 0         | Disabled          |
|              |                           | 1         | Enabled (default) |
| DIN_PD[6]    | Weak pull down for SDIN.  | 0         | Disabled          |
|              |                           | 1         | Enabled (default) |
| DIN_PD[7]    | Weak pull down for SDOUT. | 0         | Disabled          |
|              |                           | 1         | Enabled (default) |

## 8.5 Register Maps

### 8.5.1 Register Summary Table Book=0x00 Page=0x00

| Addr | Register | Description              | Section                        |
|------|----------|--------------------------|--------------------------------|
| 0x00 | PAGE     | Device Page              | <a href="#">セクション 8.5.2.1</a>  |
| 0x01 | SW_RESET | Software Reset           | <a href="#">セクション 8.5.2.2</a>  |
| 0x02 | PWR_CTL  | Power Control            | <a href="#">セクション 8.5.2.3</a>  |
| 0x03 | PB_CFG0  | Playback Configuration 0 | <a href="#">セクション 8.5.2.4</a>  |
| 0x04 | PB_CFG1  | Playback Configuration 1 | <a href="#">セクション 8.5.2.5</a>  |
| 0x05 | PB_CFG2  | Playback Configuration 2 | <a href="#">セクション 8.5.2.6</a>  |
| 0x06 | PB_CFG3  | Playback Configuration 3 | <a href="#">セクション 8.5.2.7</a>  |
| 0x07 | MISC_CFG | Misc Configuration       | <a href="#">セクション 8.5.2.8</a>  |
| 0x08 | PDM_CFG0 | PDM Input Register 0     | <a href="#">セクション 8.5.2.9</a>  |
| 0x09 | PDM_CFG1 | PDM Configuration 1      | <a href="#">セクション 8.5.2.10</a> |
| 0x0A | TDM_CFG0 | TDM Configuration 0      | <a href="#">セクション 8.5.2.11</a> |
| 0x0B | TDM_CFG1 | TDM Configuration 1      | <a href="#">セクション 8.5.2.12</a> |
| 0x0C | TDM_CFG2 | TDM Configuration 2      | <a href="#">セクション 8.5.2.13</a> |
| 0x0D | TDM_CFG3 | TDM Configuration 3      | <a href="#">セクション 8.5.2.14</a> |
| 0x0E | TDM_CFG4 | TDM Configuration 4      | <a href="#">セクション 8.5.2.15</a> |
| 0x0F | TDM_CFG5 | TDM Configuration 5      | <a href="#">セクション 8.5.2.16</a> |
| 0x10 | TDM_CFG6 | TDM Configuration 6      | <a href="#">セクション 8.5.2.17</a> |
| 0x11 | TDM_CFG7 | TDM Configuration 7      | <a href="#">セクション 8.5.2.18</a> |

|      |           |                                |                                |
|------|-----------|--------------------------------|--------------------------------|
| 0x12 | TDM_CFG8  | TDM Configuration 8            | <a href="#">セクション 8.5.2.19</a> |
| 0x13 | TDM_CFG9  | TDM Configuration 9            | <a href="#">セクション 8.5.2.20</a> |
| 0x14 | TDM_CFG10 | TDM Configuration 10           | <a href="#">セクション 8.5.2.21</a> |
| 0x15 | LIM_CFG0  | Limiter Configuration 0        | <a href="#">セクション 8.5.2.22</a> |
| 0x16 | LIM_CFG1  | Limiter Configuration 1        | <a href="#">セクション 8.5.2.23</a> |
| 0x17 | LIM_CFG2  | Limiter Configuration 2        | <a href="#">セクション 8.5.2.24</a> |
| 0x18 | LIM_CFG3  | Limiter Configuration 3        | <a href="#">セクション 8.5.2.25</a> |
| 0x19 | LIM_CFG4  | Limiter Configuration 4        | <a href="#">セクション 8.5.2.26</a> |
| 0x1A | LIM_CFG5  | Limiter Configuration 5        | <a href="#">セクション 8.5.2.27</a> |
| 0x1B | BOP_CFG0  | Brown Out Prevention 0         | <a href="#">セクション 8.5.2.28</a> |
| 0x1C | BOP_CFG1  | Brown Out Prevention 1         | <a href="#">セクション 8.5.2.29</a> |
| 0x1D | BOP_CFG2  | Brown Out Prevention 2         | <a href="#">セクション 8.5.2.30</a> |
| 0x1E | ICLA_CFG0 | Inter Chip Limiter Alignment 0 | <a href="#">セクション 8.5.2.31</a> |
| 0x1F | ICLA_CFG1 | Inter Chip Limiter Alignment 1 | <a href="#">セクション 8.5.2.32</a> |
| 0x20 | INT_MASK0 | Interrupt Mask 0               | <a href="#">セクション 8.5.2.33</a> |
| 0x21 | INT_MASK1 | Interrupt Mask 1               | <a href="#">セクション 8.5.2.34</a> |
| 0x22 | INT_LIVE0 | Live Interrupt Readback 0      | <a href="#">セクション 8.5.2.35</a> |
| 0x23 | INT_LIVE1 | Live Interrupt Readback 1      | <a href="#">セクション 8.5.2.36</a> |
| 0x24 | INT_LTCH0 | Latched Interrupt Readback 0   | <a href="#">セクション 8.5.2.37</a> |
| 0x25 | INT_LTCH1 | Latched Interrupt Readback 1   | <a href="#">セクション 8.5.2.38</a> |
| 0x27 | VBAT_MSB  | SAR ADC Conversion 0           | <a href="#">セクション 8.5.2.40</a> |
| 0x28 | VBAT_LSB  | SAR ADC Conversion 1           | <a href="#">セクション 8.5.2.41</a> |
| 0x29 | TEMP_MSB  | SAR ADC Conversion 2           | <a href="#">セクション 8.5.2.42</a> |
| 0x2A | TEMP_LSB  | SAR ADC Conversion 2           | <a href="#">セクション 8.5.2.43</a> |
| 0x30 | INT_CFG   | Interrupt Configuration        | <a href="#">セクション 8.5.2.44</a> |
| 0x31 | DIN_PD    | Digital Input Pin Pull Down    | <a href="#">セクション 8.5.2.45</a> |
| 0x32 | MISC_IRQ  | Misc Configuration             | <a href="#">セクション 8.5.2.46</a> |
| 0x3C | CLOCK_CFG | Clock Configuration            | <a href="#">セクション 8.5.2.47</a> |
| 0x77 | TDM_DET   | TDM Clock detection monitor    | <a href="#">セクション 8.5.2.48</a> |
| 0x7D | REV_ID    | Revision and PG ID             | <a href="#">セクション 8.5.2.49</a> |
| 0x7E | I2C_CKSUM | I2C Checksum                   | <a href="#">セクション 8.5.2.50</a> |
| 0x7F | BOOK      | Device Book                    | <a href="#">セクション 8.5.2.51</a> |

## 8.5.2 Register Maps

### 8.5.2.1 PAGE (book=0x00 page=0x00 address=0x00) [reset=0h]

The device's memory map is divided into pages and books. This register sets the page.

 **8-19. PAGE Register Address: 0x00**

|           |   |   |   |   |   |   |   |
|-----------|---|---|---|---|---|---|---|
| 7         | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PAGE[7:0] |   |   |   |   |   |   |   |
| RW-0h     |   |   |   |   |   |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-82. Device Page Field Descriptions**

| Bit | Field     | Type | Reset | Description  |
|-----|-----------|------|-------|--|
| 7-0 | PAGE[7:0] | RW   | 0h    | Sets the device page.<br>00h = Page 0<br>01h = Page 1<br>...<br>FFh = Page 255 |

**8.5.2.2 SW\_RESET (book=0x00 page=0x00 address=0x01) [reset=0h]**

Asserting Software Reset will place all register values in their default POR (Power on Reset) state.

**☒ 8-20. SW\_RESET Register Address: 0x01**

| 7        | 6 | 5 | 4 | 3 | 2 | 1 | 0        |
|----------|---|---|---|---|---|---|----------|
| Reserved |   |   |   |   |   |   | SW_RESET |
| RW-0h    |   |   |   |   |   |   | RW-0h    |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-83. Software Reset Field Descriptions**

| Bit | Field    | Type | Reset | Description   |
|-----|----------|------|-------|---|
| 7-1 | Reserved | RW   | 0h    | Reserved  |
| 0   | SW_RESET | RW   | 0h    | Software reset. Bit is self clearing.<br>0b = Don't reset<br>1b = Reset |

**8.5.2.3 PWR\_CTL (book=0x00 page=0x00 address=0x02) [reset=Eh]**

Sets device's mode of operation and power down of IV sense blocks.

**☒ 8-21. PWR\_CTL Register Address: 0x02**

| 7        | 6 | 5        | 4        | 3       | 2       | 1         | 0 |
|----------|---|----------|----------|---------|---------|-----------|---|
| Reserved |   | Reserved | Reserved | ISNS_PD | VSNS_PD | MODE[1:0] |   |
| RW-0h    |   | RW-0h    | RW-0h    | RW-1h   | RW-1h   | RW-2h     |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-84. Power Control Field Descriptions**

| Bit | Field     | Type | Reset | Description   |
|-----|-----------|------|-------|---|
| 7-6 | Reserved  | RW   | 0h    | Reserved  |
| 5   | Reserved  | RW   | 0h    | Reserved  |
| 4   | Reserved  | RW   | 0h    | Reserved  |
| 3   | ISNS_PD   | RW   | 1h    | Current sense power down.<br>0b = Current sense active<br>1b = Current sense is powered down        |
| 2   | VSNS_PD   | RW   | 1h    | Voltage sense power down.<br>0b = voltage sense is active<br>1b = Voltage sense is powered down     |
| 1-0 | MODE[1:0] | RW   | 2h    | Device operational mode.<br>00b = Active<br>01b = Mute<br>10b = Software Shutdown<br>11b = Reserved |

**8.5.2.4 PB\_CFG0 (book=0x00 page=0x00 address=0x03) [reset=10h]**

Sets playback source, including PDM input and amplifier output level setting.

**☒ 8-22. PB\_CFG0 Register Address: 0x03**

|         |            |        |                |   |   |   |   |
|---------|------------|--------|----------------|---|---|---|---|
| 7       | 6          | 5      | 4              | 3 | 2 | 1 | 0 |
| PDM_MAP | PB_PDM_SRC | PB_SRC | AMP_LEVEL[4:0] |   |   |   |   |
| RW-0h   | RW-0h      | RW-0h  | RW-10h         |   |   |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-85. Playback Configuration 0 Field Descriptions**

| Bit | Field          | Type | Reset | Description   |
|-----|----------------|------|-------|---|
| 7   | PDM_MAP        | RW   | 0h    | PDM Pin Mapping<br>0b = PDMD1 for sensor input.<br>1b = PDMD1 for playback.   |
| 6   | PB_PDM_SRC     | RW   | 0h    | PDM playback source.<br>0b = PDM input pin defined by PDM_MAP.<br>1b = Reserved.  |
| 5   | PB_SRC         | RW   | 0h    | Playback source.<br>0b = PCM<br>1b = PDM  |
| 4-0 | AMP_LEVEL[4:0] | RW   | 10h   | Amplifier output level setting.<br>00h = 11.0 dBV (5.02 Vpk)<br>01h = 11.5 dBV (5.32 Vpk)<br>02h = 12.0 dBV (5.63 Vpk)<br>03h = 12.5 dBV (5.96 Vpk)<br>04h = 13.0 dBV (6.32 Vpk)<br>05h = 13.5 dBV (6.69 Vpk)<br>06h = 14.0 dBV (7.09 Vpk)<br>07h = 14.5 dBV (7.51 Vpk)<br>08h = 15.0 dBV (7.95 Vpk)<br>09h = 15.5 dBV (8.42 Vpk)<br>0Ah = 16.0 dBV (8.92 Vpk)<br>0Bh = 16.5 dBV (9.45 Vpk)<br>0Ch = 17.0 dBV (10.01 Vpk)<br>0Dh = 17.5 dBV (10.61 Vpk)<br>0Eh = 18.0 dBV (11.23 Vpk)<br>0Fh = 18.5 dBV (11.90 Vpk)<br>10h = 19.0 dBV (12.60 Vpk)<br>11h = 19.5 dBV (13.35 Vpk)<br>12h = 20.0 dBV (14.14 Vpk)<br>13h = 20.5 dBV (14.98 Vpk)<br>14h = 21.0 dBV (15.87 Vpk)<br>15h - 1Fh = Reserved |

**8.5.2.5 PB\_CFG1 (book=0x00 page=0x00 address=0x04) [reset=1h]**

Sets playback high pass filter corner (PCM playback only).

**☒ 8-23. PB\_CFG1 Register Address: 0x04**

|          |          |          |          |          |               |   |   |
|----------|----------|----------|----------|----------|---------------|---|---|
| 7        | 6        | 5        | 4        | 3        | 2             | 1 | 0 |
| Reserved | Reserved | Reserved | Reserved | Reserved | HPF_FREQ[2:0] |   |   |
| RW-0h    | RW-0h    | RW-0h    | RW-0h    | RW-0h    | RW-1h         |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-86. Playback Configuration 1 Field Descriptions**

| Bit | Field    | Type | Reset | Description |
|-----|----------|------|-------|-------------|
| 7   | Reserved | RW   | 0h    | Reserved    |
| 6   | Reserved | RW   | 0h    | Reserved    |
| 5   | Reserved | RW   | 0h    | Reserved    |
| 4   | Reserved | RW   | 0h    | Reserved    |

**表 8-86. Playback Configuration 1 Field Descriptions (continued)**

| Bit | Field         | Type | Reset | Description   |
|-----|---------------|------|-------|---|
| 3   | Reserved      | RW   | 0h    | Reserved  |
| 2-0 | HPF_FREQ[2:0] | RW   | 1h    | High Pass Filter Corner Frequency.<br>000b = Bypass<br>001b = 2 Hz<br>010b = 50 Hz<br>011b = 100 Hz<br>100b = 200 Hz<br>101b = 400 Hz<br>110b = 800 Hz<br>111b = Reserved |

**8.5.2.6 PB\_CFG2 (book=0x00 page=0x00 address=0x05) [reset=0h]**

Sets playback volume for PCM playback path.

**图 8-24. PB\_CFG2 Register Address: 0x05**

|              |   |   |   |   |   |   |   |
|--------------|---|---|---|---|---|---|---|
| 7            | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DVC_PCM[7:0] |   |   |   |   |   |   |   |
| RW-0h        |   |   |   |   |   |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-87. Playback Configuration 2 Field Descriptions**

| Bit | Field        | Type | Reset | Description   |
|-----|--------------|------|-------|---|
| 7-0 | DVC_PCM[7:0] | RW   | 0h    | PCM digital volume control.<br>00h = 0 dB<br>01h = -0.5 dB<br>02h = -1 dB<br>....<br>C7h = -99.5 dB<br>C8h = -100dB<br>C9h - FFh = Mute |

**8.5.2.7 PB\_CFG3 (book=0x00 page=0x00 address=0x06) [reset=0h]**

Sets playback volume for PDM playback path.

**图 8-25. PB\_CFG3 Register Address: 0x06**

|              |   |   |   |   |   |   |   |
|--------------|---|---|---|---|---|---|---|
| 7            | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DVC_PDM[7:0] |   |   |   |   |   |   |   |
| RW-0h        |   |   |   |   |   |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-88. Playback Configuration 3 Field Descriptions**

| Bit | Field        | Type | Reset | Description   |
|-----|--------------|------|-------|---|
| 7-0 | DVC_PDM[7:0] | RW   | 0h    | PDM digital volume control.<br>00h = 0 dB<br>01h = -0.5 dB<br>02h = -1 dB<br>....<br>C7h = -99.5 dB<br>C8h = -100dB<br>C9h - FFh = Mute |

### 8.5.2.8 MISC\_CFG (book=0x00 page=0x00 address=0x07) [reset=6h]

Sets DVC Ramp Rate, IRQZ pull up, amp spread spectrum and I-Sense current range.

| 7                  | 6        | 5 | 4 | 3       | 2      | 1        | 0 |
|--------------------|----------|---|---|---------|--------|----------|---|
| DVC_RAMP_RATE[1:0] | Reserved |   |   | IRQZ_PU | AMP_SS | Reserved |   |
| RW-0h              | RW-0h    |   |   | RW-0h   | RW-1h  | RW-2h    |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-89. Misc Configuration Field Descriptions**

| Bit | Field              | Type | Reset | Description   |
|-----|--------------------|------|-------|---|
| 7-6 | DVC_RAMP_RATE[1:0] | RW   | 0h    | Digital volume control ramp rate.<br>00b = 0.5 dB per 1 sample<br>01b = 0.5 dB per 4 samples<br>10b = 0.5 dB per 8 samples<br>11b = Volume ramping disabled |
| 5-4 | Reserved           | RW   | 0h    | Reserved  |
| 3   | IRQZ_PU            | RW   | 0h    | IRQZ internal pull up enable.<br>0b = Disabled<br>1b = Enabled  |
| 2   | AMP_SS             | RW   | 1h    | Low EMI spread spectrum enable.<br>0b = Disabled<br>1b = Enabled  |
| 1-0 | Reserved           | RW   | 2h    | Reserved  |

### 8.5.2.9 PDM\_CFG0 (book=0x00 page=0x00 address=0x08) [reset=0h]

Sets Class-D sync mode and PDM sample rates.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**図 8-26. PDM\_CFG0 Register Address: 0x08**

| 7        | 6           | 5        | 4 | 3              | 2 | 1        | 0 |
|----------|-------------|----------|---|----------------|---|----------|---|
| Reserved | CLASSD_SYNC | Reserved |   | PDM_RATE1[1:0] |   | Reserved |   |
| RW-0h    | RW-0h       | RW-0h    |   | RW-0h          |   | RW-0h    |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-90. PDM Input Register 0 Field Descriptions**

| Bit | Field          | Type | Reset | Description  |
|-----|----------------|------|-------|--|
| 7   | Reserved       | RW   | 0h    | Reserved   |
| 6   | CLASSD_SYNC    | RW   | 0h    | Class-D synchronization mode.<br>0b = Not synchronized to audio clocks<br>1b = Synchronized to audio clocks    |
| 5-4 | Reserved       | RW   | 0h    | Reserved   |
| 3-2 | PDM_RATE1[1:0] | RW   | 0h    | PDMD1 input sample rate.<br>00b = 2.54 - 3.38 MHz<br>01b = 5.08 - 6.76 MHz<br>10b = Reserved<br>11b = Reserved |
| 1-0 | Reserved       | RW   | 0h    | Reserved   |

### 8.5.2.10 PDM\_CFG1 (book=0x00 page=0x00 address=0x09) [reset=8h]

Sets PDM capture edge, master/slave, clock source and gating.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**图 8-27. PDM\_CFG1 Register Address: 0x09**

| 7         | 6        | 5        | 4        | 3        | 2        | 1         | 0        |
|-----------|----------|----------|----------|----------|----------|-----------|----------|
| PDM_EDGE1 | Reserved | PDM_SLV1 | Reserved | PDM_CLK1 | Reserved | PDM_GATE1 | Reserved |
| RW-0h     | RW-0h    | RW-0h    | RW-0h    | RW-1h    | RW-0h    | RW-0h     | RW-0h    |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-91. PDM Configuration 1 Field Descriptions**

| Bit | Field     | Type | Reset | Description   |
|-----|-----------|------|-------|---|
| 7   | PDM_EDGE1 | RW   | 0h    | PDMD1 input capture edge.<br>0b = Rising<br>1b = Falling  |
| 6   | Reserved  | RW   | 0h    | Reserved  |
| 5   | PDM_SLV1  | RW   | 0h    | PDMD1 input master or slave.<br>0b = Slave<br>1b = Master |
| 4   | Reserved  | RW   | 0h    | Reserved  |
| 3   | PDM_CLK1  | RW   | 1h    | PDMD1 clock select.<br>0b = GND<br>1b = PDMCK1            |
| 2   | Reserved  | RW   | 0h    | Reserved  |
| 1   | PDM_GATE1 | RW   | 0h    | PDMD1 clock gate.<br>0b = Gated Off<br>1b = Active        |
| 0   | Reserved  | RW   | 0h    | Reserved  |

#### 8.5.2.11 TDM\_CFG0 (book=0x00 page=0x00 address=0x0A) [reset=7h]

Sets the TDM frame start, TDM sample rate, TDM auto rate detection and whether rate is based on 44.1 kHz or 48 kHz frequency.

**图 8-28. TDM\_CFG0 Register Address: 0x0A**

| 7        | 6 | 5         | 4         | 3              | 2 | 1 | 0           |
|----------|---|-----------|-----------|----------------|---|---|-------------|
| Reserved |   | RATE_RAMP | AUTO_RATE | SAMP_RATE[2:0] |   |   | FRAME_START |
| RW-0h    |   | RW-0h     | RW-0h     | RW-3h          |   |   | RW-1h       |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-92. TDM Configuration 0 Field Descriptions**

| Bit | Field     | Type | Reset | Description   |
|-----|-----------|------|-------|---|
| 7-6 | Reserved  | RW   | 0h    | Reserved  |
| 5   | RATE_RAMP | RW   | 0h    | Sample rate based on 44.1kHz or 48kHz when CLASSD_SYNC=1.<br>0b = 48kHz<br>1b = 44.1kHz |
| 4   | AUTO_RATE | RW   | 0h    | Auto detection of TDM sample rate.<br>0b = Enabled<br>1b = Disabled                     |



表 8-92. TDM Configuration 0 Field Descriptions (continued)

| Bit | Field          | Type | Reset | Description  |
|-----|----------------|------|-------|--|
| 3-1 | SAMP_RATE[2:0] | RW   | 3h    | Sample rate of the TDM bus.<br>000b = Reserved<br>001b = Reserved<br>010b = Reserved<br>011b = 44.1/48 kHz<br>100b = 88.2/96 kHz<br>101b = 176.4/192 kHz<br>110b = Reserved<br>111b = Reserved |
| 0   | FRAME_START    | RW   | 1h    | TDM frame start polarity.<br>0b = Low to High on FSYNC<br>1b = High to Low on FSYNC  |

8.5.2.12 TDM\_CFG1 (book=0x00 page=0x00 address=0x0B) [reset=2h]

Sets TDM RX justification, offset and capture edge.

☒ 8-29. TDM\_CFG1 Register Address: 0x0B

| 7        | 6          | 5              | 4 | 3 | 2 | 1 | 0       |
|----------|------------|----------------|---|---|---|---|---------|
| Reserved | RX_JUSTIFY | RX_OFFSET[4:0] |   |   |   |   | RX_EDGE |
| RW-0h    | RW-0h      | RW-1h          |   |   |   |   | RW-0h   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-93. TDM Configuration 1 Field Descriptions

| Bit | Field          | Type | Reset | Description   |
|-----|----------------|------|-------|---|
| 7   | Reserved       | RW   | 0h    | Reserved  |
| 6   | RX_JUSTIFY     | RW   | 0h    | TDM RX sample justification within the time slot.<br>0b = Left<br>1b = Right              |
| 5-1 | RX_OFFSET[4:0] | RW   | 1h    | TDM RX start of frame to time slot 0 offset (SBCLK cycles).                               |
| 0   | RX_EDGE        | RW   | 0h    | TDM RX capture clock polarity.<br>0b = Rising edge of SBCLK<br>1b = Falling edge of SBCLK |

8.5.2.13 TDM\_CFG2 (book=0x00 page=0x00 address=0x0C) [reset=Ah]

Sets TDM RX time slot select, word length and time slot length.

☒ 8-30. TDM\_CFG2 Register Address: 0x0C

| 7        | 6 | 5            | 4 | 3            | 2 | 1            | 0 |
|----------|---|--------------|---|--------------|---|--------------|---|
| Reserved |   | RX_SCFG[1:0] |   | RX_WLEN[1:0] |   | RX_SLEN[1:0] |   |
| RW-0h    |   | RW-0h        |   | RW-2h        |   | RW-2h        |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-94. TDM Configuration 2 Field Descriptions

| Bit | Field        | Type | Reset | Description   |
|-----|--------------|------|-------|---|
| 7-6 | Reserved     | RW   | 0h    | Reserved  |
| 5-4 | RX_SCFG[1:0] | RW   | 0h    | TDM RX time slot select config.<br>00b = Mono with time slot equal to I2C address offset<br>01b = Mono left channel<br>10b = Mono right channel<br>11b = Stereo downmix (L+R)/2 |

表 8-94. TDM Configuration 2 Field Descriptions (continued)

| Bit | Field        | Type | Reset | Description   |
|-----|--------------|------|-------|---|
| 3-2 | RX_WLEN[1:0] | RW   | 2h    | TDM RX word length.<br>00b = 16-bits<br>01b = 20-bits<br>10b = 24-bits<br>11b = 32-bits       |
| 1-0 | RX_SLEN[1:0] | RW   | 2h    | TDM RX time slot length.<br>00b = 16-bits<br>01b = 24-bits<br>10b = 32-bits<br>11b = Reserved |

## 8.5.2.14 TDM\_CFG3 (book=0x00 page=0x00 address=0x0D) [reset=10h]

Sets TDM RX left and right time slots.

图 8-31. TDM\_CFG3 Register Address: 0x0D

| 7              | 6 | 5 | 4 | 3              | 2 | 1 | 0 |
|----------------|---|---|---|----------------|---|---|---|
| RX_SLOT_R[3:0] |   |   |   | RX_SLOT_L[3:0] |   |   |   |
| RW-1h          |   |   |   | RW-0h          |   |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-95. TDM Configuration 3 Field Descriptions

| Bit | Field          | Type | Reset | Description                     |
|-----|----------------|------|-------|---------------------------------|
| 7-4 | RX_SLOT_R[3:0] | RW   | 1h    | TDM RX Right Channel Time Slot. |
| 3-0 | RX_SLOT_L[3:0] | RW   | 0h    | TDM RX Left Channel Time Slot.  |

## 8.5.2.15 TDM\_CFG4 (book=0x00 page=0x00 address=0x0E) [reset=13h]

Sets TDM TX bus keeper, fill, offset and transmit edge.

图 8-32. TDM\_CFG4 Register Address: 0x0E

| 7          | 6             | 5         | 4       | 3              | 2 | 1       | 0 |
|------------|---------------|-----------|---------|----------------|---|---------|---|
| TX_LSB_CFG | TX_KEEPER_CFG | TX_KEEPER | TX_FILL | TX_OFFSET[2:0] |   | TX_EDGE |   |
| RW-0h      | RW-0h         | RW-0h     | RW-1h   | RW-1h          |   | RW-1h   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-96. TDM Configuration 4 Field Descriptions

| Bit | Field         | Type | Reset | Description  |
|-----|---------------|------|-------|--|
| 7   | TX_LSB_CFG    | RW   | 0h    | TDM TX SDOUT LSB data option<br>0b = TX SDOUT LSB is driven for full-cycle (provided TX_KEEPER is '0')<br>1b = TX SDOUT LSB is driven for half-cycle   |
| 6   | TX_KEEPER_CFG | RW   | 0h    | TDM TX SDOUT bus keeper configuration.<br>0b = Bus keeper is enabled only for 1 LSB bit cycle & SDOUT LSB driven for half cycle (provided TX_KEEPER is '1')<br>1b = Bus keeper is always enabled & SDOUT LSB driven for half cycle (provided TX_KEEPER is '1') |
| 5   | TX_KEEPER     | RW   | 0h    | TDM TX SDOUT bus keeper enable.<br>0b = Disable bus keeper<br>1b = Enable bus keeper   |
| 4   | TX_FILL       | RW   | 1h    | TDM TX SDOUT unused bitfield fill.<br>0b = Transmit 0<br>1b = Transmit Hi-Z  |

表 8-96. TDM Configuration 4 Field Descriptions (continued)

| Bit | Field          | Type | Reset | Description  |
|-----|----------------|------|-------|--|
| 3-1 | TX_OFFSET[2:0] | RW   | 1h    | TDM TX start of frame to time slot 0 offset.   |
| 0   | TX_EDGE        | RW   | 1h    | TDM TX launch clock polarity.<br>0b = Rising edge of SBCLK<br>1b = Falling edge of SBCLK |

8.5.2.16 TDM\_CFG5 (book=0x00 page=0x00 address=0x0F) [reset=2h]

Sets TDM TX V-Sense time slot and enable.

図 8-33. TDM\_CFG5 Register Address: 0x0F

| 7        | 6       | 5              | 4 | 3 | 2 | 1 | 0 |
|----------|---------|----------------|---|---|---|---|---|
| Reserved | VSNS_TX | VSNS_SLOT[5:0] |   |   |   |   |   |
| RW-0h    | RW-0h   | RW-2h          |   |   |   |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-97. TDM Configuration 5 Field Descriptions

| Bit | Field          | Type | Reset | Description  |
|-----|----------------|------|-------|--|
| 7   | Reserved       | RW   | 0h    | Reserved   |
| 6   | VSNS_TX        | RW   | 0h    | TDM TX voltage sense transmit enable.<br>0b = Disabled<br>1b = Enabled   |
| 5-0 | VSNS_SLOT[5:0] | RW   | 2h    | TDM TX voltage sense time slot. It is recommended to maintain the following order:<br>ISNS_SLOT<VSNS_SLOT<PDM_SLOT<VBAT_SLOT<TEMP_SLOT<GAIN_SLOT |

8.5.2.17 TDM\_CFG6 (book=0x00 page=0x00 address=0x10) [reset=0h]

Sets TDM TX I-Sense time slot and enable.

図 8-34. TDM\_CFG6 Register Address: 0x10

| 7        | 6       | 5              | 4 | 3 | 2 | 1 | 0 |
|----------|---------|----------------|---|---|---|---|---|
| Reserved | ISNS_TX | ISNS_SLOT[5:0] |   |   |   |   |   |
| RW-0h    | RW-0h   | RW-0h          |   |   |   |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-98. TDM Configuration 6 Field Descriptions

| Bit | Field          | Type | Reset | Description  |
|-----|----------------|------|-------|--|
| 7   | Reserved       | RW   | 0h    | Reserved   |
| 6   | ISNS_TX        | RW   | 0h    | TDM TX current sense transmit enable.<br>0b = Disabled<br>1b = Enabled   |
| 5-0 | ISNS_SLOT[5:0] | RW   | 0h    | TDM TX current sense time slot. It is recommended to maintain the following order:<br>ISNS_SLOT<VSNS_SLOT<PDM_SLOT<VBAT_SLOT<TEMP_SLOT<GAIN_SLOT |

8.5.2.18 TDM\_CFG7 (book=0x00 page=0x00 address=0x11) [reset=4h]

Sets TDM TX time slot and transmit enable for decimated PDM.

図 8-35. TDM\_CFG7 Register Address: 0x11

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|
|---|---|---|---|---|---|---|---|

 **8-35. TDM\_CFG7 Register Address: 0x11 (continued)**

|          |        |               |
|----------|--------|---------------|
| Reserved | PDM_TX | PDM_SLOT[5:0] |
| RW-0h    | RW-0h  | RW-4h         |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-99. TDM Configuration 7 Field Descriptions**

| Bit | Field         | Type | Reset | Description  |
|-----|---------------|------|-------|--|
| 7   | Reserved      | RW   | 0h    | Reserved   |
| 6   | PDM_TX        | RW   | 0h    | TDM TX decimated PDM transmit enable.<br>0b = Disabled<br>1b = Enabled |
| 5-0 | PDM_SLOT[5:0] | RW   | 4h    | TDM TX decimated PDM time slot.  |

**8.5.2.19 TDM\_CFG8 (book=0x00 page=0x00 address=0x12) [reset=6h]**

Sets TDM TX VBAT time slot and enable.

 **8-36. TDM\_CFG8 Register Address: 0x12**

|           |         |                |   |   |   |   |   |
|-----------|---------|----------------|---|---|---|---|---|
| 7         | 6       | 5              | 4 | 3 | 2 | 1 | 0 |
| VBAT_SLEN | VBAT_TX | VBAT_SLOT[5:0] |   |   |   |   |   |
| RW-0h     | RW-0h   | RW-6h          |   |   |   |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-100. TDM Configuration 8 Field Descriptions**

| Bit | Field          | Type | Reset | Description  |
|-----|----------------|------|-------|--|
| 7   | VBAT_SLEN      | RW   | 0h    | TDM TX VBAT time slot length.<br>0b = Truncate to 8-bits<br>1b = Left justify to 16-bits |
| 6   | VBAT_TX        | RW   | 0h    | TDM TX VBAT transmit enable.<br>0b = Disabled<br>1b = Enabled                            |
| 5-0 | VBAT_SLOT[5:0] | RW   | 6h    | TDM TX VBAT time slot.   |

**8.5.2.20 TDM\_CFG9 (book=0x00 page=0x00 address=0x13) [reset=7h]**

Sets TDM TX temp time slot and enable.

 **8-37. TDM\_CFG9 Register Address: 0x13**

|          |         |                |   |   |   |   |   |
|----------|---------|----------------|---|---|---|---|---|
| 7        | 6       | 5              | 4 | 3 | 2 | 1 | 0 |
| Reserved | TEMP_TX | TEMP_SLOT[5:0] |   |   |   |   |   |
| RW-0h    | RW-0h   | RW-7h          |   |   |   |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-101. TDM Configuration 9 Field Descriptions**

| Bit | Field          | Type | Reset | Description  |
|-----|----------------|------|-------|--|
| 7   | Reserved       | RW   | 0h    | Reserved   |
| 6   | TEMP_TX        | RW   | 0h    | TDM TX temp sensor transmit enable.<br>0b = Disabled<br>1b = Enabled |
| 5-0 | TEMP_SLOT[5:0] | RW   | 7h    | TDM TX temp sensor time slot.  |

### 8.5.2.21 TDM\_CFG10 (book=0x00 page=0x00 address=0x14) [reset=8h]

Sets TDM TX limiter gain reduction time slot and enable.

图 8-38. TDM\_CFG10 Register Address: 0x14

|          |         |                |   |   |   |   |   |
|----------|---------|----------------|---|---|---|---|---|
| 7        | 6       | 5              | 4 | 3 | 2 | 1 | 0 |
| Reserved | GAIN_TX | GAIN_SLOT[5:0] |   |   |   |   |   |
| RW-0h    | RW-0h   | RW-8h          |   |   |   |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-102. TDM Configuration 10 Field Descriptions

| Bit | Field          | Type | Reset | Description   |
|-----|----------------|------|-------|---|
| 7   | Reserved       | RW   | 0h    | Reserved  |
| 6   | GAIN_TX        | RW   | 0h    | TDM TX limiter gain reduction transmit enable.<br>0b = Disabled<br>1b = Enabled |
| 5-0 | GAIN_SLOT[5:0] | RW   | 8h    | TDM TX limiter gain reduction time slot.  |

### 8.5.2.22 LIM\_CFG0 (book=0x00 page=0x00 address=0x15) [reset=14h]

Sets Limiter attack step size, attack rate and enable.

图 8-39. LIM\_CFG0 Register Address: 0x15

|          |   |                 |   |                 |   |   |        |
|----------|---|-----------------|---|-----------------|---|---|--------|
| 7        | 6 | 5               | 4 | 3               | 2 | 1 | 0      |
| Reserved |   | LIM_ATK_ST[1:0] |   | LIM_ATK_RT[2:0] |   |   | LIM_EN |
| RW-0h    |   | RW-1h           |   | RW-2h           |   |   | RW-0h  |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-103. Limiter Configuration 0 Field Descriptions

| Bit | Field           | Type | Reset | Description   |
|-----|-----------------|------|-------|---|
| 7-6 | Reserved        | RW   | 0h    | Reserved  |
| 5-4 | LIM_ATK_ST[1:0] | RW   | 1h    | Limiter/ICLA attack step size.<br>00b = 0.25 dB<br>01b = 0.5 dB<br>10b = 1 dB<br>11b = 2 dB   |
| 3-1 | LIM_ATK_RT[2:0] | RW   | 2h    | Limiter/ICLA attack rate.<br>000b = 5 us/step<br>001b = 10 us/step<br>010b = 20 us/step<br>011b = 40 us/step<br>100b = 80 us/step<br>101b = 160 us/step<br>110b = 320 us/step<br>111b = 640 us/step |
| 0   | LIM_EN          | RW   | 0h    | Limiter enable.<br>0b = Disabled<br>1b = Enabled  |

### 8.5.2.23 LIM\_CFG1 (book=0x00 page=0x00 address=0x16) [reset=76h]

Sets limiter release step size, release rate and hold time.

图 8-40. LIM\_CFG1 Register Address: 0x16

|                 |   |                 |   |   |                 |   |   |
|-----------------|---|-----------------|---|---|-----------------|---|---|
| 7               | 6 | 5               | 4 | 3 | 2               | 1 | 0 |
| LIM_RLS_ST[1:0] |   | LIM_RLS_RT[2:0] |   |   | LIM_HLD_TM[2:0] |   |   |

**☒ 8-40. LIM\_CFG1 Register Address: 0x16 (continued)**

|       |       |       |
|-------|-------|-------|
| RW-1h | RW-6h | RW-6h |
|-------|-------|-------|

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-104. Limiter Configuration 1 Field Descriptions**

| Bit | Field           | Type | Reset | Description  |
|-----|-----------------|------|-------|--|
| 7-6 | LIM_RLS_ST[1:0] | RW   | 1h    | Limiter/BOP/ICLA release step size.<br>00b = 0.25 dB<br>01b = 0.5 dB<br>10b = 1 dB<br>11b = 2 dB   |
| 5-3 | LIM_RLS_RT[2:0] | RW   | 6h    | Limiter/BOP/ICLA release rate.<br>000b = 10 ms/step<br>001b = 50 ms/step<br>010b = 100 ms/step<br>011b = 250 ms/step<br>100b = 500 ms/step<br>101b = 750 ms/step<br>110b = 1000 ms/step<br>111b = 1500 ms/step |
| 2-0 | LIM_HLD_TM[2:0] | RW   | 6h    | Limiter hold time.<br>000b = 0 ms<br>001b = 10 ms<br>010b = 25 ms<br>011b = 50 ms<br>100b = 100 ms<br>101b = 250 ms<br>110b = 500 ms<br>111b = 1000 ms   |

**8.5.2.24 LIM\_CFG2 (book=0x00 page=0x00 address=0x17) [reset=10h]**

Sets limiter VBAT tracking slope and max attenuatio.

**☒ 8-41. LIM\_CFG2 Register Address: 0x17**

|          |   |   |                  |   |   |   |   |
|----------|---|---|------------------|---|---|---|---|
| 7        | 6 | 5 | 4                | 3 | 2 | 1 | 0 |
| Reserved |   |   | LIM_MAX_ATN[4:0] |   |   |   |   |
| RW-0h    |   |   | RW-10h           |   |   |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-105. Limiter Configuration 2 Field Descriptions**

| Bit | Field            | Type | Reset | Description  |
|-----|------------------|------|-------|--|
| 7-5 | Reserved         | RW   | 0h    | Reserved   |
| 4-0 | LIM_MAX_ATN[4:0] | RW   | 10h   | Limiter max attenuation.<br>00h = 1 dB<br>01h = 1.5 dB<br>...<br>10h = 9 dB<br>...<br>1Eh = 16 dB<br>1Fh = 16.5 dB |

**8.5.2.25 LIM\_CFG3 (book=0x00 page=0x00 address=0x18) [reset=6Eh]**

Sets Limiter max threshold.

**☒ 8-42. LIM\_CFG3 Register Address: 0x18**

|   |   |   |   |   |   |   |   |
|---|---|---|---|---|---|---|---|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|

☒ 8-42. LIM\_CFG3 Register Address: 0x18 (continued)

|          |                 |
|----------|-----------------|
| Reserved | LIM_TH_MAX[6:0] |
| RW-0h    | RW-6Eh          |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-106. Limiter Configuration 3 Field Descriptions

| Bit | Field           | Type | Reset | Description  |
|-----|-----------------|------|-------|--|
| 7   | Reserved        | RW   | 0h    | Reserved   |
| 6-0 | LIM_TH_MAX[6:0] | RW   | 6Eh   | Limiter max threshold.<br>00h = 2 V<br>01h = 2.1 V<br>...<br>6Eh = 13 V<br>...<br>7Eh = 14.6 V<br>7Fh = 14.7 V |

8.5.2.26 LIM\_CFG4 (book=0x00 page=0x00 address=0x19) [reset=1Eh]

Sets limiter min threshold.

☒ 8-43. LIM\_CFG4 Register Address: 0x19

|          |                 |   |   |   |   |   |   |
|----------|-----------------|---|---|---|---|---|---|
| 7        | 6               | 5 | 4 | 3 | 2 | 1 | 0 |
| Reserved | LIM_TH_MIN[6:0] |   |   |   |   |   |   |
| RW-0h    | RW-1Eh          |   |   |   |   |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-107. Limiter Configuration 4 Field Descriptions

| Bit | Field           | Type | Reset | Description   |
|-----|-----------------|------|-------|---|
| 7   | Reserved        | RW   | 0h    | Reserved  |
| 6-0 | LIM_TH_MIN[6:0] | RW   | 1Eh   | Limiter min threshold.<br>00h = 2 V<br>01h = 2.1 V<br>...<br>1Eh = 5 V<br>...<br>7Eh = 14.6 V<br>7Fh = 14.7 V |

8.5.2.27 LIM\_CFG5 (book=0x00 page=0x00 address=0x1A) [reset=58h]

Sets limiter inflection point.

☒ 8-44. LIM\_CFG5 Register Address: 0x1A

|          |                 |   |   |   |   |   |   |
|----------|-----------------|---|---|---|---|---|---|
| 7        | 6               | 5 | 4 | 3 | 2 | 1 | 0 |
| Reserved | LIM_INF_PT[6:0] |   |   |   |   |   |   |
| RW-0h    | RW-58h          |   |   |   |   |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-108. Limiter Configuration 5 Field Descriptions

| Bit | Field    | Type | Reset | Description |
|-----|----------|------|-------|-------------|
| 7   | Reserved | RW   | 0h    | Reserved    |

**表 8-108. Limiter Configuration 5 Field Descriptions (continued)**

| Bit | Field           | Type | Reset | Description   |
|-----|-----------------|------|-------|---|
| 6-0 | LIM_INF_PT[6:0] | RW   | 58h   | Limiter inflection point.<br>00h = 2 V<br>01h = 2.1 V<br>...<br>58h = 10.8 V<br>...<br>7Eh = 14.6 V<br>7Fh = 14.7 V |

**8.5.2.28 BOP\_CFG0 (book=0x00 page=0x00 address=0x1B) [reset=1h]**

Sets BOP infinite hold clear, infinite hold enable, mute on brown out and enable.

**☒ 8-45. BOP\_CFG0 Register Address: 0x1B**

| 7        | 6                        | 5              | 4 | 3           | 2           | 1        | 0      |
|----------|--------------------------|----------------|---|-------------|-------------|----------|--------|
| Reserved | EN_BO_RECOVERY_HYSTERSIS | LIM_SLOPE[1:0] |   | BOP_HLD_CLR | BOP_INF_HLD | BOP_MUTE | BOP_EN |
| RW-0h    | RW-0h                    | RW-0h          |   | RW-0h       | RW-0h       | RW-0h    | RW-1h  |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-109. Brown Out Prevention 0 Field Descriptions**

| Bit | Field                    | Type | Reset | Description   |
|-----|--------------------------|------|-------|---|
| 7   | Reserved                 | RW   | 0h    | Reserved  |
| 6   | EN_BO_RECOVERY_HYSTERSIS | RW   | 0h    |   |
| 5-4 | LIM_SLOPE[1:0]           | RW   | 0h    | Limiter VBAT tracking slope.<br>00b = 1 V/V<br>01b = 1.5 V/V<br>10b = 2 V/V<br>11b = 4 V/V  |
| 3   | BOP_HLD_CLR              | RW   | 0h    | BOP infinite hold clear (self clearing).<br>0b = Don't clear<br>1b = Clear  |
| 2   | BOP_INF_HLD              | RW   | 0h    | Infinite hold on brown out event.<br>0b = Use BOP_HLD_TM after brown out event<br>1b = Don't release until BOP_HLD_CLR is asserted high |
| 1   | BOP_MUTE                 | RW   | 0h    | Mute on brown out event.<br>0b = Don't mute<br>1b = Mute followed by device shutdown  |
| 0   | BOP_EN                   | RW   | 1h    | Brown out prevention enable.<br>0b = Disabled<br>1b = Enabled   |

**8.5.2.29 BOP\_CFG1 (book=0x00 page=0x00 address=0x1C) [reset=14h]**

BOP threshold.

**☒ 8-46. BOP\_CFG1 Register Address: 0x1C**

| 7           | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|
| BOP_TH[7:0] |   |   |   |   |   |   |   |
| RW-14h      |   |   |   |   |   |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



**表 8-110. Brown Out Prevention 1 Field Descriptions**

| Bit | Field       | Type | Reset | Description   |
|-----|-------------|------|-------|---|
| 7-0 | BOP_TH[7:0] | RW   | 14h   | Brown out prevention threshold.<br>00h = 4.5 V<br>01h = 4.525 V<br>...<br>14h = 5.0 V<br>...<br>FEh = 10.85 V<br>FFh = 10.875 V |

**8.5.2.30 BOP\_CFG2 (book=0x00 page=0x00 address=0x1D) [reset=4Eh]**

BOP attack rate, attack step size and hold time.

**☒ 8-47. BOP\_CFG2 Register Address: 0x1D**

| 7               | 6 | 5 | 4               | 3 | 2               | 1 | 0 |
|-----------------|---|---|-----------------|---|-----------------|---|---|
| BOP_ATK_RT[2:0] |   |   | BOP_ATK_ST[1:0] |   | BOP_HLD_TM[2:0] |   |   |
| RW-2h           |   |   | RW-1h           |   | RW-6h           |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-111. Brown Out Prevention 2 Field Descriptions**

| Bit | Field           | Type | Reset | Description   |
|-----|-----------------|------|-------|---|
| 7-5 | BOP_ATK_RT[2:0] | RW   | 2h    | Brown out prevention attack rate.<br>000b = 5 us/step<br>001b = 10 us/step<br>010b = 20 us/step<br>011b = 40 us/step<br>100b = 80 us/step<br>101b = 160 us/step<br>110b = 320 us/step<br>111b = 640 us/step |
| 4-3 | BOP_ATK_ST[1:0] | RW   | 1h    | Brown out prevention attack step size.<br>00b = 0.5 dB<br>01b = 1 dB<br>10b = 1.5 dB<br>11b = 2 dB  |
| 2-0 | BOP_HLD_TM[2:0] | RW   | 6h    | Brown out prevention hold time.<br>000b = 0 ms<br>001b = 10 ms<br>010b = 25 ms<br>011b = 50 ms<br>100b = 100 ms<br>101b = 250 ms<br>110b = 500 ms<br>111b = 1000 ms   |

**8.5.2.31 ICLA\_CFG0 (book=0x00 page=0x00 address=0x1E) [reset=0h]**

ICLA starting time slot and enable.

**☒ 8-48. ICLA\_CFG0 Register Address: 0x1E**

| 7            | 6              | 5 | 4 | 3 | 2 | 1 | 0       |
|--------------|----------------|---|---|---|---|---|---------|
| ICLA_USE_MAX | ICLA_SLOT[5:0] |   |   |   |   |   | ICLA_EN |
| RW-0h        | RW-0h          |   |   |   |   |   | RW-0h   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-112. Inter Chip Limiter Alignment 0 Field Descriptions**

| Bit | Field          | Type | Reset | Description   |
|-----|----------------|------|-------|---|
| 7   | ICLA_USE_MAX   | RW   | 0h    | Inter chip limiter alignment min/max config<br>0b = Use the maximum of the ICLA group gain reduction<br>1b = Use the minimum of the ICLA group gain reduction |
| 6-1 | ICLA_SLOT[5:0] | RW   | 0h    | Inter chip limiter alignment starting time slot.  |
| 0   | ICLA_EN        | RW   | 0h    | Inter chip limiter alignment enable.<br>0b = Disabled<br>1b = Enabled   |

**8.5.2.32 ICLA\_CFG1 (book=0x00 page=0x00 address=0x1F) [reset=0h]**

ICLA time slot enables.

**☒ 8-49. ICLA\_CFG1 Register Address: 0x1F**

| 7           | 6           | 5           | 4           | 3           | 2           | 1           | 0           |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| ICLA_SEN[7] | ICLA_SEN[6] | ICLA_SEN[5] | ICLA_SEN[4] | ICLA_SEN[3] | ICLA_SEN[2] | ICLA_SEN[1] | ICLA_SEN[0] |
| RW-0h       | RW-0h       | RW-0h       | RW-0h       | RW-0h       | RW-0h       | RW-0h       | RW-0h       |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-113. Inter Chip Limiter Alignment 1 Field Descriptions**

| Bit | Field       | Type | Reset | Description   |
|-----|-------------|------|-------|---|
| 7   | ICLA_SEN[7] | RW   | 0h    | Time slot equals ICLA_SLOT[5:0]+7. When enabled, the limiter will include this time slot in the alignment group.<br>0b = Disabled<br>1b = Enabled |
| 6   | ICLA_SEN[6] | RW   | 0h    | Time slot equals ICLA_SLOT[5:0]+6. When enabled, the limiter will include this time slot in the alignment group.<br>0b = Disabled<br>1b = Enabled |
| 5   | ICLA_SEN[5] | RW   | 0h    | Time slot equals ICLA_SLOT[5:0]+5. When enabled, the limiter will include this time slot in the alignment group.<br>0b = Disabled<br>1b = Enabled |
| 4   | ICLA_SEN[4] | RW   | 0h    | Time slot equals ICLA_SLOT[5:0]+4. When enabled, the limiter will include this time slot in the alignment group.<br>0b = Disabled<br>1b = Enabled |
| 3   | ICLA_SEN[3] | RW   | 0h    | Time slot equals ICLA_SLOT[5:0]+3. When enabled, the limiter will include this time slot in the alignment group.<br>0b = Disabled<br>1b = Enabled |
| 2   | ICLA_SEN[2] | RW   | 0h    | Time slot equals ICLA_SLOT[5:0]+2. When enabled, the limiter will include this time slot in the alignment group.<br>0b = Disabled<br>1b = Enabled |
| 1   | ICLA_SEN[1] | RW   | 0h    | Time slot equals ICLA_SLOT[5:0]+1. When enabled, the limiter will include this time slot in the alignment group.<br>0b = Disabled<br>1b = Enabled |
| 0   | ICLA_SEN[0] | RW   | 0h    | Time slot equals ICLA_SLOT[5:0]. When enabled, the limiter will include this time slot in the alignment group.<br>0b = Disabled<br>1b = Enabled   |

**8.5.2.33 INT\_MASK0 (book=0x00 page=0x00 address=0x20) [reset=FCh]**

Interrupt masks.

**☒ 8-50. INT\_MASK0 Register Address: 0x20**

| 7           | 6           | 5           | 4           | 3           | 2           | 1           | 0           |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| INT_MASK[7] | INT_MASK[6] | INT_MASK[5] | INT_MASK[4] | INT_MASK[3] | INT_MASK[2] | INT_MASK[1] | INT_MASK[0] |
| RW-1h       | RW-1h       | RW-1h       | RW-1h       | RW-1h       | RW-1h       | RW-0h       | RW-0h       |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-114. Interrupt Mask 0 Field Descriptions**

| Bit | Field       | Type | Reset | Description   |
|-----|-------------|------|-------|---|
| 7   | INT_MASK[7] | RW   | 1h    | Limiter mute mask.<br>0b = Don't Mask<br>1b = Mask                |
| 6   | INT_MASK[6] | RW   | 1h    | Limiter infinite hold mask.<br>0b = Don't Mask<br>1b = Mask       |
| 5   | INT_MASK[5] | RW   | 1h    | Limiter max attenuation mask.<br>0b = Don't Mask<br>1b = Mask     |
| 4   | INT_MASK[4] | RW   | 1h    | VBAT <N521 Inflection Point mask.<br>0b = Don't Mask<br>1b = Mask |
| 3   | INT_MASK[3] | RW   | 1h    | Limiter active mask.<br>0b = Don't Mask<br>1b = Mask              |
| 2   | INT_MASK[2] | RW   | 1h    | TDM clock error mask.<br>0b = Don't Mask<br>1b = Mask             |
| 1   | INT_MASK[1] | RW   | 0h    | Over current error mask.<br>0b = Don't Mask<br>1b = Mask          |
| 0   | INT_MASK[0] | RW   | 0h    | Over temp error mask.<br>0b = Don't Mask<br>1b = Mask             |

#### 8.5.2.34 INT\_MASK1 (book=0x00 page=0x00 address=0x21) [reset=B1h]

Interrupt masks.

**☒ 8-51. INT\_MASK1 Register Address: 0x21**

| 7            | 6        | 5        | 4        | 3            | 2            | 1           | 0           |
|--------------|----------|----------|----------|--------------|--------------|-------------|-------------|
| INT_MASK[14] | Reserved | Reserved | Reserved | INT_MASK[11] | INT_MASK[10] | INT_MASK[9] | INT_MASK[8] |
| RW-1h        | RW-0h    | RW-1h    | RW-1h    | RW-0h        | RW-0h        | RW-0h       | RW-1h       |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-115. Interrupt Mask 1 Field Descriptions**

| Bit | Field        | Type | Reset | Description  |
|-----|--------------|------|-------|--|
| 7   | INT_MASK[14] | RW   | 1h    | PDM audio data invalid mask.<br>0b = Don't Mask<br>1b = Mask |
| 6   | Reserved     | RW   | 0h    | Reserved   |
| 5   | Reserved     | RW   | 1h    | Reserved   |
| 4   | Reserved     | RW   | 1h    | Reserved   |
| 3   | INT_MASK[11] | RW   | 0h    | VBAT OVLO mask.<br>0b = Don't Mask<br>1b = Mask              |

**表 8-115. Interrupt Mask 1 Field Descriptions (continued)**

| Bit | Field        | Type | Reset | Description   |
|-----|--------------|------|-------|---|
| 2   | INT_MASK[10] | RW   | 0h    | VBAT UVLO mask.<br>0b = Don't Mask<br>1b = Mask       |
| 1   | INT_MASK[9]  | RW   | 0h    | VBAT Brown out mask<br>0b = Don't Mask<br>1b = Mask   |
| 0   | INT_MASK[8]  | RW   | 1h    | PDM clock error mask.<br>0b = Don't Mask<br>1b = Mask |

**8.5.2.35 INT\_LIVE0 (book=0x00 page=0x00 address=0x22) [reset=0h]**

Live interrupt readback.

**图 8-52. INT\_LIVE0 Register Address: 0x22**

| 7           | 6           | 5           | 4           | 3           | 2           | 1           | 0           |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| INT_LIVE[7] | INT_LIVE[6] | INT_LIVE[5] | INT_LIVE[4] | INT_LIVE[3] | INT_LIVE[2] | INT_LIVE[1] | INT_LIVE[0] |
| R-0h        | R-0h        | R-0h        | R-0h        | R-0h        | R-0h        | R-0h        | R-0h        |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-116. Live Interrupt Readback 0 Field Descriptions**

| Bit | Field       | Type | Reset | Description  |
|-----|-------------|------|-------|--|
| 7   | INT_LIVE[7] | R    | 0h    | Interrupt due to limiter mute.<br>0b = No interrupt<br>1b = Interrupt                        |
| 6   | INT_LIVE[6] | R    | 0h    | Interrupt due to limiter infinite hold.<br>0b = No interrupt<br>1b = Interrupt               |
| 5   | INT_LIVE[5] | R    | 0h    | Interrupt due to limiter max attenuation.<br>0b = No interrupt<br>1b = Interrupt             |
| 4   | INT_LIVE[4] | R    | 0h    | Interrupt due to VBAT below limiter inflection point.<br>0b = No interrupt<br>1b = Interrupt |
| 3   | INT_LIVE[3] | R    | 0h    | Interrupt due to limiter active.<br>0b = No interrupt<br>1b = Interrupt                      |
| 2   | INT_LIVE[2] | R    | 0h    | Interrupt due to TDM clock error.<br>0b = No interrupt<br>1b = Interrupt                     |
| 1   | INT_LIVE[1] | R    | 0h    | Interrupt due to over current error.<br>0b = No interrupt<br>1b = Interrupt                  |
| 0   | INT_LIVE[0] | R    | 0h    | Interrupt due to over temp error.<br>0b = No interrupt<br>1b = Interrupt                     |

**8.5.2.36 INT\_LIVE1 (book=0x00 page=0x00 address=0x23) [reset=0h]**

Live interrupt readback.

**图 8-53. INT\_LIVE1 Register Address: 0x23**

| 7            | 6        | 5        | 4        | 3            | 2            | 1           | 0           |
|--------------|----------|----------|----------|--------------|--------------|-------------|-------------|
| INT_LIVE[15] | Reserved | Reserved | Reserved | INT_LIVE[11] | INT_LIVE[10] | INT_LIVE[9] | INT_LIVE[8] |

**☒ 8-53. INT\_LIVE1 Register Address: 0x23 (continued)**

|      |      |      |      |      |      |      |      |
|------|------|------|------|------|------|------|------|
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
|------|------|------|------|------|------|------|------|

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-117. Live Interrupt Readback 1 Field Descriptions**

| Bit | Field        | Type | Reset | Description  |
|-----|--------------|------|-------|--|
| 7   | INT_LIVE[15] | R    | 0h    | Interrupt due to PDM audio data invalid<br>0b = No interrupt<br>1b = Interrupt |
| 6   | Reserved     | R    | 0h    | Reserved   |
| 5   | Reserved     | R    | 0h    | Reserved   |
| 4   | Reserved     | R    | 0h    | Reserved   |
| 3   | INT_LIVE[11] | R    | 0h    | Interrupt due to VBAT OVLO flag.<br>0b = No interrupt<br>1b = Interrupt        |
| 2   | INT_LIVE[10] | R    | 0h    | Interrupt due to VBAT UVLO flag.<br>0b = No interrupt<br>1b = Interrupt        |
| 1   | INT_LIVE[9]  | R    | 0h    | Interrupt due to VBAT brown out flag.<br>0b = No interrupt<br>1b = Interrupt   |
| 0   | INT_LIVE[8]  | R    | 0h    | Interrupt due to PDM clock error.<br>0b = No interrupt<br>1b = Interrupt       |

**8.5.2.37 INT\_LTCH0 (book=0x00 page=0x00 address=0x24) [reset=0h]**

Latched interrupt readback.

**☒ 8-54. INT\_LTCH0 Register Address: 0x24**

|             |             |             |             |             |             |             |             |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 7           | 6           | 5           | 4           | 3           | 2           | 1           | 0           |
| INT_LTCH[7] | INT_LTCH[6] | INT_LTCH[5] | INT_LTCH[4] | INT_LTCH[3] | INT_LTCH[2] | INT_LTCH[1] | INT_LTCH[0] |
| R-0h        | R-0h        | R-0h        | R-0h        | R-0h        | R-0h        | R-0h        | R-0h        |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-118. Latched Interrupt Readback 0 Field Descriptions**

| Bit | Field       | Type | Reset | Description  |
|-----|-------------|------|-------|--|
| 7   | INT_LTCH[7] | R    | 0h    | Interrupt due to limiter mute (read to clear).<br>0b = No interrupt<br>1b = Interrupt                    |
| 6   | INT_LTCH[6] | R    | 0h    | Interrupt due to limiter infinite hold (read to clear).<br>0b = No interrupt<br>1b = Interrupt           |
| 5   | INT_LTCH[5] | R    | 0h    | Interrupt due to limiter max attenuation (read to clear).<br>0b = No interrupt<br>1b = Interrupt         |
| 4   | INT_LTCH[4] | R    | 0h    | Interrupt due to VBAT < limiter inflection point (read to clear).<br>0b = No interrupt<br>1b = Interrupt |
| 3   | INT_LTCH[3] | R    | 0h    | Interrupt due to limiter active (read to clear).<br>0b = No interrupt<br>1b = Interrupt                  |
| 2   | INT_LTCH[2] | R    | 0h    | Interrupt due to TDM clock error (read to clear).<br>0b = No interrupt<br>1b = Interrupt                 |

**表 8-118. Latched Interrupt Readback 0 Field Descriptions (continued)**

| Bit | Field       | Type | Reset | Description   |
|-----|-------------|------|-------|---|
| 1   | INT_LTCH[1] | R    | 0h    | Interrupt due to over current error (read to clear).<br>0b = No interrupt<br>1b = Interrupt |
| 0   | INT_LTCH[0] | R    | 0h    | Interrupt due to over temp error (read to clear).<br>0b = No interrupt<br>1b = Interrupt    |

**8.5.2.38 INT\_LTCH1 (book=0x00 page=0x00 address=0x25) [reset=0h]**

Latched interrupt readback.

**图 8-55. INT\_LTCH1 Register Address: 0x25**

| 7            | 6        | 5        | 4        | 3            | 2            | 1           | 0           |
|--------------|----------|----------|----------|--------------|--------------|-------------|-------------|
| INT_LTCH[15] | Reserved | Reserved | Reserved | INT_LTCH[11] | INT_LTCH[10] | INT_LTCH[9] | INT_LTCH[8] |
| R-0h         | R-0h     | R-0h     | R-0h     | R-0h         | R-0h         | R-0h        | R-0h        |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-119. Latched Interrupt Readback 1 Field Descriptions**

| Bit | Field        | Type | Reset | Description  |
|-----|--------------|------|-------|--|
| 7   | INT_LTCH[15] | R    | 0h    | Interrupt due to PDM audio data invalid. (read to clear).<br>0b = No interrupt<br>1b = Interrupt |
| 6   | Reserved     | R    | 0h    | Reserved   |
| 5   | Reserved     | R    | 0h    | Reserved   |
| 4   | Reserved     | R    | 0h    | Reserved   |
| 3   | INT_LTCH[11] | R    | 0h    | Interrupt due to VBAT OVLO flag (read to clear).<br>0b = No interrupt<br>1b = Interrupt          |
| 2   | INT_LTCH[10] | R    | 0h    | Interrupt due to VBAT UVLO flag (read to clear).<br>0b = No interrupt<br>1b = Interrupt          |
| 1   | INT_LTCH[9]  | R    | 0h    | Interrupt due to VBAT brown out flag (read to clear).<br>0b = No interrupt<br>1b = Interrupt     |
| 0   | INT_LTCH[8]  | R    | 0h    | Interrupt due to PDM clock error (read to clear).<br>0b = No interrupt<br>1b = Interrupt         |

**8.5.2.39 INT\_LTCH2 (book=0x00 page=0x00 address=0x26) [reset=0h]****表 8-120. INT\_LTCH2 Register Address: 0x26**

| 7            | 6            | 5            | 4            | 3            | 2            | 1            | 0            |
|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|
| INT_LTCH[23] | INT_LTCH[22] | INT_LTCH[21] | INT_LTCH[20] | INT_LTCH[19] | INT_LTCH[18] | INT_LTCH[17] | INT_LTCH[16] |
| R-0h         | R-0h         | R-0h         | R-0h         | R-0h         | R-0h         | R-0h         | R-0h         |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-121. INT\_LTCH2 Field Descriptions**

| Bit | Field        | Type | Reset | Description   |
|-----|--------------|------|-------|---|
| 7   | INT_LTCH[23] | R    | 0h    | Interrupt due to clock halt flag (read to clear)<br>0b = No interrupt<br>1b = Interrupt |

表 8-121. INT\_LTCH2 Field Descriptions (continued)

| Bit | Field        | Type | Reset | Description  |
|-----|--------------|------|-------|--|
| 6   | INT_LTCH[22] | R    | 0h    | Interrupt due to DMA Request to DSP lost flag (read to clear)<br>0b = No interrupt<br>1b = Interrupt |
| 5   | INT_LTCH[21] | R    | 0h    | Interrupt due to Auto Trim converged status (read to clear)<br>0b = No interrupt<br>1b = Interrupt   |
| 4   | INT_LTCH[20] | R    | 0h    | Interrupt due to Class D Clamp status flag (read to clear)<br>0b = No interrupt<br>1b = Interrupt    |
| 3   | INT_LTCH[19] | R    | 0h    | Interrupt due to HIGH SIDE OC flag (read to clear).<br>0b = No interrupt<br>1b = Interrupt           |
| 2   | INT_LTCH[18] | R    | 0h    | Interrupt due to LOW SIDE OC flag (read to clear).<br>0b = No interrupt<br>1b = Interrupt            |
| 1   | INT_LTCH[17] | R    | 1h    | Interrupt due to LDO 5 V PG flag (read to clear).<br>0b = No interrupt<br>1b = Interrupt             |
| 0   | INT_LTCH[16] | R    | 0h    | Interrupt due to LDO 5 V OL (read to clear).<br>0b = No interrupt<br>1b = Interrupt                  |

8.5.2.40 VBAT\_MSB (book=0x00 page=0x00 address=0x27) [reset=0h]

MSBs of SAR ADC VBAT conversion.

图 8-56. VBAT\_MSB Register Address: 0x27

| 7              | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|---|---|---|---|---|---|---|
| VBAT_CNV[11:4] |   |   |   |   |   |   |   |
| R-0h           |   |   |   |   |   |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-122. SAR ADC Conversion 0 Field Descriptions

| Bit | Field          | Type | Reset | Description                           |
|-----|----------------|------|-------|---------------------------------------|
| 7-4 | VBAT_CNV[11:0] | R    | 0h    | Returns SAR ADC VBAT conversion MSBs. |

8.5.2.41 VBAT\_LSB (book=0x00 page=0x00 address=0x28) [reset=0h]

LSBs of SAR ADC VBAT conversion.

图 8-57. VBAT\_LSB Register Address: 0x28

| 7             | 6 | 5 | 4 | 3        | 2 | 1 | 0 |
|---------------|---|---|---|----------|---|---|---|
| VBAT_CNV[3:0] |   |   |   | Reserved |   |   |   |
| R-0h          |   |   |   | R-0h     |   |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-123. SAR ADC Conversion 1 Field Descriptions

| Bit | Field         | Type | Reset | Description                           |
|-----|---------------|------|-------|---------------------------------------|
| 7-4 | VBAT_CNV[3:0] | R    | 0h    | Returns SAR ADC VBAT conversion LSBs. |
| 3-0 | Reserved      | R    | 0h    | Reserved                              |

**8.5.2.42 TEMP\_MSB (book=0x00 page=0x00 address=0x29) [reset=0h]**

SARD ADC Temp conversion.

**图 8-58. TEMP\_MSB Register Address: 0x29**

|               |   |   |   |   |   |   |   |
|---------------|---|---|---|---|---|---|---|
| 7             | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TMP_CNV[11:4] |   |   |   |   |   |   |   |
| R-0h          |   |   |   |   |   |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-124. SAR ADC Conversion 2 Field Descriptions**

| Bit | Field         | Type | Reset | Description                             |
|-----|---------------|------|-------|---|
| 7-4 | TMP_CNV[11:0] | R    | 0h    | Returns SAR ADC temp sensor conversion. |

**8.5.2.43 TEMP\_LSB (book=0x00 page=0x00 address=0x2A) [reset=0h]**

SARD ADC Temp conversion.

**图 8-59. TEMP\_LSB Register Address: 0x2A**

|              |   |   |   |          |   |   |   |
|--------------|---|---|---|----------|---|---|---|
| 7            | 6 | 5 | 4 | 3        | 2 | 1 | 0 |
| TMP_CNV[3:0] |   |   |   | Reserved |   |   |   |
| -0h          |   |   |   | R-0h     |   |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-125. SAR ADC Conversion 2 Field Descriptions**

| Bit | Field        | Type | Reset | Description                             |
|-----|--------------|------|-------|---|
| 7-4 | TMP_CNV[3:0] |      | 0h    | Returns SAR ADC temp sensor conversion. |
| 3-0 | Reserved     | R    | 0h    | Reserved                                |

**8.5.2.44 INT\_CFG (book=0x00 page=0x00 address=0x30) [reset=5h]**

Sets whether latched or live interrupts will trigger IRQZ pin.

**图 8-60. INT\_CFG Register Address: 0x30**

|          |   |   |   |   |   |                   |   |
|----------|---|---|---|---|---|-------------------|---|
| 7        | 6 | 5 | 4 | 3 | 2 | 1                 | 0 |
| Reserved |   |   |   |   |   | IRQZ_PIN_CFG[1:0] |   |
| RW-0h    |   |   |   |   |   | RW-1h             |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-126. Interrupt Configuration Field Descriptions**

| Bit | Field             | Type | Reset | Description   |
|-----|-------------------|------|-------|---|
| 7-2 | Reserved          | RW   | 0h    | Reserved  |
| 1-0 | IRQZ_PIN_CFG[1:0] | RW   | 1h    | IRQZ interrupt configuration.<br>00b = IRQZ will assert on any unmasked live interrupts<br>01b = IRQZ will assert on any unmasked latched interrupts<br>10b = IRQZ will assert for 2ms one time on any unmasked live interrupt event<br>11b = IRQZ will assert for 2ms every 4ms on any unmasked latched interrupts |

**8.5.2.45 DIN\_PD (book=0x00 page=0x00 address=0x31) [reset=0h]**

Sets enables of input pin weak pull down.



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**図 8-61. DIN\_PD Register Address: 0x31**

| 7         | 6         | 5         | 4         | 3        | 2         | 1        | 0         |
|-----------|-----------|-----------|-----------|----------|-----------|----------|-----------|
| DIN_PD[7] | DIN_PD[6] | DIN_PD[5] | DIN_PD[4] | Reserved | DIN_PD[2] | Reserved | DIN_PD[0] |
| RW-0h     | RW-0h     | RW-0h     | RW-0h     | RW-0h    | RW-0h     | RW-0h    | RW-0h     |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-127. Digital Input Pin Pull Down Field Descriptions**

| Bit | Field     | Type | Reset | Description   |
|-----|-----------|------|-------|---|
| 7   | DIN_PD[7] | RW   | 0h    | Weak pull down for SDOOUT<br>0b = Disabled<br>1b = Enabled  |
| 6   | DIN_PD[6] | RW   | 0h    | Weak pull down for SDIN.<br>0b = Disabled<br>1b = Enabled   |
| 5   | DIN_PD[5] | RW   | 0h    | Weak pull down for FSYNC.<br>0b = Disabled<br>1b = Enabled  |
| 4   | DIN_PD[4] | RW   | 0h    | Weak pull down for SBCLK.<br>0b = Disabled<br>1b = Enabled  |
| 3   | Reserved  | RW   | 0h    | Reserved  |
| 2   | DIN_PD[2] | RW   | 0h    | Weak pull down for PDMD1.<br>0b = Disabled<br>1b = Enabled  |
| 0   | Reserved  | RW   | 0h    | Reserved  |
| 0   | DIN_PD[0] | RW   | 0h    | Weak pull down for PDMCK1.<br>0b = Disabled<br>1b = Enabled |

**8.5.2.46 MISC\_IRQ (book=0x00 page=0x00 address=0x32) [reset=81h]**

Set IRQZ pin active state

**図 8-62. MISC\_IRQ Register Address: 0x32**

| 7        | 6        | 5 | 4 | 3        | 2        | 1        | 0        |
|----------|----------|---|---|----------|----------|----------|----------|
| IRQZ_POL | Reserved |   |   | Reserved | Reserved | Reserved | IRQZ_VAL |
| RW-1h    | RW-0h    |   |   | RW-0h    | RW-0h    | RW-0h    | R-1h     |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-128. Misc Configuration Field Descriptions**

| Bit | Field    | Type | Reset | Description  |
|-----|----------|------|-------|--|
| 7   | IRQZ_POL | RW   | 1h    | IRQZ pin polarity for interrupt.<br>0b = Active high (IRQ)<br>1b = Active low (IRQZ) |
| 6-4 | Reserved | RW   | 0h    | Reserved   |
| 3   | Reserved | RW   | 0h    | Reserved   |
| 2   | Reserved | RW   | 0h    | Reserved   |
| 1   | Reserved | RW   | 0h    | Reserved   |

**表 8-128. Misc Configuration Field Descriptions (continued)**

| Bit | Field    | Type | Reset | Description  |
|-----|----------|------|-------|--|
| 0   | IRQZ_VAL | R    | 1h    | IRQZ bit bang in read value. Default is 1b'1 if there are no interrupts/errors<br>0b = IRQZ Input Buffer Value=0<br>1b = IRQZ Input Buffer Value=1 |

**8.5.2.47 CLOCK\_CFG (book=0x00 page=0x00 address=0x3C) [reset=Dh]**

Can override audio configure and set the clocking ratio

**图 8-63. CLOCK\_CFG Register Address: 0x3C**

| 7        | 6        | 5                   | 4 | 3 | 2 | 1             | 0 |
|----------|----------|---------------------|---|---|---|---------------|---|
| Reserved | Reserved | SBCLK_FS_RATIO[3:0] |   |   |   | AUTO_CLK[1:0] |   |
| RW-0h    | RW-0h    | RW-3h               |   |   |   | RW-1h         |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-129. Clock Configuration Field Descriptions**

| Bit | Field               | Type | Reset | Description   |
|-----|---------------------|------|-------|---|
| 7   | Reserved            | RW   | 0h    | Reserved  |
| 6   | Reserved            | RW   | 0h    | Reserved  |
| 5-2 | SBCLK_FS_RATIO[3:0] | RW   | 3h    | Program manually SBCLK to FS ratio when auto clock detection is disabled<br>00h = 16<br>01h = 24<br>02h = 32<br>03h = 48<br>04h = 64<br>05h = 96<br>06h = 128<br>07h = 192<br>08h = 256<br>09h = 384<br>0Ah = 512 |
| 1-0 | AUTO_CLK[1:0]       | RW   | 1h    | Clocking automatic configuraiton<br>00b = Auto configure clock dividers based on SBCLK to FSYNC ratio<br>01b = Manually configure clock dividers by programming SBCLK_FS_RATIO                                    |

**8.5.2.48 TDM\_DET (book=0x00 page=0x00 address=0x77) [reset=7Fh]**

Readback of internal auto-rate detection.

**图 8-64. TDM\_DET Register Address: 0x77**

| 7        | 6             | 5 | 4 | 3 | 2              | 1 | 0 |
|----------|---------------|---|---|---|----------------|---|---|
| Reserved | FS_RATIO[3:0] |   |   |   | FS_RATE_V[2:0] |   |   |
| R-0h     | R-Fh          |   |   |   | R-7h           |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-130. TDM Clock detection monitor Field Descriptions**

| Bit | Field    | Type | Reset | Description |
|-----|----------|------|-------|-------------|
| 7   | Reserved | R    | 0h    | Reserved    |

**表 8-130. TDM Clock detection monitor Field Descriptions (continued)**

| Bit | Field          | Type | Reset | Description   |
|-----|----------------|------|-------|---|
| 6-3 | FS_RATIO[3:0]  | R    | Fh    | Detected SBCLK to FSYNC ratio.<br>00h = 16<br>01h = 24<br>02h = 32<br>03h = 48<br>04h = 64<br>05h = 96<br>06h = 128<br>07h = 192<br>08h = 256<br>09h = 384<br>0Ah = 512<br>0Bh-0Eh = Reserved<br>0F = Invalid ratio |
| 2-0 | FS_RATE_V[2:0] | R    | 7h    | Detected sample rate of TDM bus.<br>000b = Reserved<br>001b = Reserved<br>010b = Reserved<br>011b = 44.1/48 KHz<br>100b = 88.2/96 kHz<br>101b = 176.4/192 kHz<br>110b = Reserved<br>111b = Error condition          |

**8.5.2.49 REV\_ID (book=0x00 page=0x00 address=0x7D) [reset=20h]**

Returns REV and PG ID.

**图 8-65. REV\_ID Register Address: 0x7D**

|  |   |   |   |            |   |   |   |
|--|---|---|---|------------|---|---|---|
| 7  | 6 | 5 | 4 | 3          | 2 | 1 | 0 |
| REV_ID[3:0]  |   |   |   | PG_ID[3:0] |   |   |   |
| R-1h ( TAS2770 QFN Rev A)<br>R-2h ( TAS2770 QFN Rev B)<br>R- 4h ( TAS2770 WCSP Rev B)<br>R- 5h ( TAS2770 WCSP Rev C) |   |   |   | R-0h       |   |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 8-131. Revision and PG ID Field Descriptions**

| Bit | Field       | Type | Reset             | Description              |
|-----|-------------|------|-------------------|--------------------------|
| 7-4 | REV_ID[3:0] | R    | (see above table) | Returns the revision ID. |
| 3-0 | PG_ID[3:0]  | R    | 0h                | Returns the PG ID.       |

**8.5.2.50 I2C\_CKSUM (book=0x00 page=0x00 address=0x7E) [reset=0h]**

Returns I2C checksum.

**图 8-66. I2C\_CKSUM Register Address: 0x7E**

|                |   |   |   |   |   |   |   |
|----------------|---|---|---|---|---|---|---|
| 7              | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| I2C_CKSUM[7:0] |   |   |   |   |   |   |   |
| RW-0h          |   |   |   |   |   |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-132. I2C Checksum Field Descriptions

| Bit | Field          | Type | Reset | Description  |
|-----|----------------|------|-------|--|
| 7-0 | I2C_CKSUM[7:0] | RW   | 0h    | Returns I2C checksum. Writing to this register will reset the checksum to the written value. This register is updated on writes to other registers on all books and pages. |

#### 8.5.2.51 BOOK (book=0x00 page=0x00 address=0x7F) [reset=0h]

Device's memory map is divided into pages and books. This register sets the book.

图 8-67. BOOK Register Address: 0x7F

| 7         | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------|---|---|---|---|---|---|---|
| BOOK[7:0] |   |   |   |   |   |   |   |
| RW-0h     |   |   |   |   |   |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-133. Device Book Field Descriptions

| Bit | Field     | Type | Reset | Description  |
|-----|-----------|------|-------|--|
| 7-0 | BOOK[7:0] | RW   | 0h    | Sets the device book.<br>00h = Book 0<br>01h = Book 1<br>...<br>FFh = Book 255 |

## 9 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TAS2770 is a digital input Class-D audio power amplifier with integrated I/V sense. I2S audio data is supplied by host processor. It also accepts I/V data in I2S format. I<sup>2</sup>C bus is used for configuration and control.

### 9.2 Typical Application

図 9-1 below shows a typical configuration of the TAS2770.



Copyright © 2016, Texas Instruments Incorporated

図 9-1. TAS2770 Typical Application

表 9-1. Recommended External Components

| COMPONENT | DESCRIPTION                     | SPECIFICATIO<br>N | MIN | TYP | MAX | UNIT | NOTES |
|-----------|---------------------------------|-------------------|-----|-----|-----|------|-------|
| C1        | VBAT<br>Decoupling<br>Capacitor | Capacitance       | 10  | 22  |     | μF   |       |
|           |                                 | Rated Voltage     | 25  |     |     | V    |       |
| C2        | VBAT<br>Decoupling<br>Capacitor | Capacitance       | 0.1 |     |     | μF   |       |
|           |                                 | Rated Voltage     | 25  |     |     | V    |       |

表 9-1. Recommended External Components (continued)

| COMPONENT | DESCRIPTION   | SPECIFICATION | MIN  | TYP | MAX  | UNIT | NOTES              |
|-----------|---|---------------|------|-----|------|------|--------------------|
| C3        | AVDD<br>Decoupling<br>Capacitor   | Capacitance   | 1    | 10  |      | μF   |                    |
|           |   | Rated Voltage | 10   |     |      | V    |                    |
| C4        | AVDD<br>Decoupling<br>Capacitor   | Capacitance   | 0.1  |     |      | μF   |                    |
|           |   | Rated Voltage | 10   |     |      | V    |                    |
| C5        | AREG<br>Decoupling<br>Capacitor   | Capacitance   | 0.68 | 1   | 1.5  | μF   |                    |
|           |   | Rated Voltage | 10   |     |      | V    |                    |
| C6        | AREG<br>Decoupling<br>Capacitor   | Capacitance   |      | 0.1 |      | μF   | C5 + C6 <<br>1.5μF |
|           |   | Rated Voltage | 10   |     |      | V    |                    |
| C7        | DREG<br>Decoupling<br>Capacitor   | Capacitance   | 0.68 | 1   | 1.5  | μF   |                    |
|           |   | Rated Voltage | 10   |     |      | V    |                    |
| C8        | DREG<br>Decoupling<br>Capacitor   | Capacitance   |      | 0.1 |      | μF   | C7 + C8 <<br>1.5μF |
|           |   | Rated Voltage | 10   |     |      | V    |                    |
| C9        | IOVDD<br>Decoupling<br>Capacitor  | Capacitance   | 1    |     |      | μF   |                    |
|           |   | Rated Voltage | 10   |     |      | V    |                    |
| C10       | IOVDD<br>Decoupling<br>Capacitor  | Capacitance   | 0.1  |     |      | μF   |                    |
|           |   | Rated Voltage | 10   |     |      | V    |                    |
| C11       | Class-D<br>Positive<br>Bootstrap<br>Capacitor   | Capacitance   |      | 0.1 | 0.12 | μF   |                    |
|           |   | Rated Voltage | 25   |     |      | V    |                    |
| C12       | Class-D<br>Negative<br>Bootstrap<br>Capacitor   | Capacitance   |      | 0.1 | 0.12 | μF   |                    |
|           |   | Rated Voltage | 25   |     |      | V    |                    |
| C13, C14  | EMI Filter<br>Capacitors<br>(optional).<br>Optional<br>inductors L1<br>and L2 must be<br>connected<br>when the EMI<br>Filter capacitors<br>are placed | Capacitance   |      | 1   |      | nF   |                    |
|           |   | Rated Voltage | 25   |     |      | V    |                    |

**表 9-1. Recommended External Components (continued)**

| COMPONENT | DESCRIPTION   | SPECIFICATION       | MIN | TYP  | MAX   | UNIT     | NOTES |
|-----------|---|---------------------|-----|------|-------|----------|-------|
| L1, L2    | EMI Filter Inductors (optional). SPK_P pin must be directly connected to VSENSE_P when the inductors are used. Optional capacitors C13 and C14 must be connected when the EMI filter inductors are placed | Impedance at 100MHz |     | 120  |       | $\Omega$ |       |
|           |   | DC Resistance       |     |      | 0.095 | $\Omega$ |       |
|           |   | DC Current          |     | 4    | 6     | A        |       |
|           |   | Size                |     | 0402 |       | EIA      |       |

### 9.2.1 Design Requirements

表 9-2 shows the design parameters.

**表 9-2. Recommended Component Selection**

| PARAMETER                     | EXAMPLE VALUE    |
|-------------------------------|------------------|
| Amplifier power supply (VBAT) | 4.5 V to 16 V    |
| EVM power supply              | 4.5 V to 16 V    |
| IO power supply (IOVDD)       | 1.65 V to 1.95 V |
| Output Power                  | 18.3 W           |
| USB, USB class-audio          | Micro-USB B      |

## 9.2.2 Detailed Design Procedure

### 9.2.2.1 Overview

The TAS2770 is a flexible and easy-to-use Class D amplifier. Therefore, the design process is straightforward.

Before beginning the design, gather the following information regarding the audio system:

- VBAT rail planned for the design
- Speaker or load impedance
- Audio sample rate
- Maximum output power requirement

### 9.2.2.2 Select Input Capacitance

Select the bulk capacitors at the VBAT inputs for proper voltage margin and adequate capacitance to support the power requirements. The TAS2770 has very good PSRR, so the capacitor is more about limiting the ripple and droop for the rest of system than preserving good audio performance. The amount of bulk decoupling can be reduced as long as the droop and ripple is acceptable. One capacitor should be placed near the VBAT pin. VBATY capacitors should be a low ESR type because they are being used in a high-speed switching application.

### 9.2.2.3 Select Decoupling Capacitors


Good quality decoupling capacitors should be added at each of the VBAT input to provide good reliability, good audio performance, and to meet regulatory requirements. X5R or better ratings should be used in this application. Consider temperature, ripple current, and voltage overshoots when selecting decoupling capacitors.

Also, the decoupling capacitors should be located near the VBAT and GND connections to the device to minimize series inductances.


### 9.2.2.4 Select Bootstrap Capacitors

Each of the outputs require bootstrap capacitors to provide gate drive for the high-side output FETs. For this design, use 0.1- $\mu$ F, 25-V capacitors of X5R quality or better.

## 9.2.3 Application Curves



9-2. THD+N vs Frequency



9-3. THD+N vs Output Power (W)



## 9.3 Initialization Set Up

### 9.3.1 Initial Device Configuration - Auto Rate

The following I2C sequence is an example of initializing four TAS5770LC0 devices. The devices will be configured to use the TDM auto-rate detection feature. This sequence contains a 1 ms delay required after a software or hardware reset as illustrated in [セクション 10](#).

注

For TAS2770 the device I2C address needs to be changed. See [表 8-1](#).

```
w 62 00 00 # Page-0
w 62 7f 00 # Book-0
w 62 01 01 # Software Reset
w 64 00 00 # Page-0
w 64 7f 00 # Book-0
w 64 01 01 # Software Reset
w 66 00 00 # Page-0
w 66 7f 00 # Book-0
w 66 01 01 # Software Reset
w 68 00 00 # Page-0
w 68 7f 00 # Book-0
w 68 01 01 # Software Reset
d 1 # 1ms Delay
##### Configure Channel 1
w 62 3c 11 # sbclk to fs ratio = 64
w 62 0e 33 # TX bus keeper, Hi-Z, offset 1, TX on Falling edge
w 62 0f 42 # TDM TX voltage sense transmit enable with slot 2,
w 62 10 40 # TDM TX current sense transmit enable with slot 0
w 62 03 14 # 21 dB gain
w 62 02 00 # power up audio playback with I,V enabled
##### Configure Channel 2
w 64 3c 11 # sbclk to fs ratio = 64
w 64 0e 13 # TX bus keeper, Hi-Z, offset 1, TX on Falling edge
w 64 0f 46 # TDM TX voltage sense transmit enable with slot 6,
w 64 10 44 # TDM TX current sense transmit enable with slot 4
w 64 03 14 # 21 dB gain
w 64 02 00 # power up audio playback with I,V enabled
##### Configure Channel 3
w 66 3c 11 # sbclk to fs ratio = 64
w 66 0e 13 # TX bus keeper, Hi-Z, offset 1, TX on Falling edge
w 66 0f 4a # TDM TX voltage sense transmit enable with slot 10,
w 66 10 48 # TDM TX current sense transmit enable with slot 8
w 66 03 14 # 21 dB gain
w 66 02 00 # power up audio playback with I,V enabled
##### Configure Channel 4
w 68 3c 11 # sbclk to fs ratio = 64
w 68 0e 13 # TX bus keeper, Hi-Z, offset 1, TX on Falling edge
w 68 0f 4e # TDM TX voltage sense transmit enable with slot 14,
w 68 10 4c # TDM TX current sense transmit enable with slot 12
w 68 03 14 # 21 dB gain
w 68 02 00 # power up audio playback with I,V enabled
```

### 9.3.2 Initial Device Configuration - 48 kHz

The following I2C sequence is an example of initializing a TAS5770LC0 device into 48 kHz sampling rate. This sequence contains a 1 ms delay required after a software or hardware reset as illustrated in [セクション 10](#).

注

For TAS2770 the device I2C address needs to be changed. See [表 8-1](#).

```
w 62 00 00 # Page-0
w 62 7f 00 # Book-0
w 62 01 01 # Software Reset
d 1 # 1ms Delay
##### Configure Channel 1
w 62 3c 21 # sbclk to fs ratio = 256 / 8 TDM slots
```

```
w 62 0a 17 # 48KHz, Auto TDM off, Frame start High to Low
w 62 0b 03 # Offset = 1, Sync on BCLK falling edge
w 62 0c 0a # TDM slot by address, Word = 24 bit, Frame = 32 bit
w 62 0d 20 # Right Ch = TDM slot 2, Left Ch = TDM slot 0
w 62 0e 33 # TX bus keeper, Hi-Z, offset 1, TX on Falling edge
w 62 0f 42 # TDM TX voltage sense transmit enable with slot 2,
w 62 10 40 # TDM TX current sense transmit enable with slot 0
w 62 03 14 # 21 dB gain
w 62 02 00 # power up audio playback with I,V enabled
```

### 9.3.3 Initial Device Configuration - 44.1 kHz

The following I2C sequence is an example of initializing a TAS5770LC0 device into 48 kHz sampling rate. This sequence contains a 1 ms delay required after a software or hardware reset as illustrated in [セクション 10](#).

#### 注

For TAS2770 the device I2C address needs to be changed. See [表 8-1](#).

```
w 62 00 00 # Page-0
w 62 7f 00 # Book-0
w 62 01 01 # Software Reset
d 1 # 1mS Delay
##### Configure Channel 1
w 62 3c 21 # sbclk to fs ratio = 256 / 8 TDM Slots
w 62 0a 37 # 44.1KHz, Auto TDM off, Frame start High to Low
w 62 0b 03 # Offset = 1, Sync on BCLK falling edge
w 62 0c 0a # TDM slot by address, Word = 24 bit, Frame = 32 bit
w 62 0d 20 # Right Ch = TDM slot 2, Left Ch = TDM slot 0
w 62 0e 33 # TX bus keeper, Hi-Z, offset 1, TX on Falling edge
w 62 0f 42 # TDM TX voltage sense transmit enable with slot 2,
w 62 10 40 # TDM TX current sense transmit enable with slot 0
w 62 03 14 # 21 dB gain
w 62 02 00 # power up audio playback with I,V enabled
```

### 9.3.4 Sample Rate Change - 48 kHz to 44.1kHz

The following I2C sequence is an example of changing the sampling rate from 48 kHz to 44.1 kHz .

```
w 62 07 80 #Set DVC Ramp Rate to 0.5 dB / 8 samples
w 62 02 01 #Mute
d 1
w 62 02 02 #Software shutdown
w 62 0a 37 #44.1KHz, Auto TDM off, Frame start High to Low
### change source sample rate now
w 62 02 01 #Take device out of low-power shutdown
d 1
w 62 02 00 #Un-mute
```

### 9.3.5 Sample Rate Change - 44.1 kHz to 48 kHz

The following I2C sequence is an example of changing the sampling rate from 44.1 kHz to 48 kHz .

```
w 62 07 80 #Set DVC Ramp Rate to 0.5 dB / 8 samples
w 62 02 01 #Mute
d 1
w 62 02 02 #Software shutdown
w 62 0a 17 #44.1KHz, Auto TDM off, Frame start High to Low
### change source sample rate now
w 62 02 01 #Take device out of low-power shutdown
d 1
w 62 02 00 #Un-mute
```

### 9.3.6 Device Mute

The following I2C sequence will mute one device at address 62 using a digital volume ramp rate of 0.5 dB per 8 samples.

注

For TAS2770 the device I2C address is 82

```
w 62 07 80 #Set DVC Ramp Rate to 0.5 dB / 8 samples
w 62 02 01 #Mute
```

### 9.3.7 Device Un-Mute

The following I2C sequence will un-mute one device at address 62 using a digital volume ramp rate of 0.5 dB per 8 samples.

注

For TAS2770 the device I2C address is 82

```
w 62 07 80 #Set DVC Ramp Rate to 0.5 dB / 8 samples
w 62 02 00 #Un-Mute
```

### 9.3.8 Device Sleep

The following I2C sequence will mute the device and put it into low power mode for one device at address 62 using a digital volume ramp rate of 0.5 dB per 8 samples.

注

For TAS2770 the device I2C address is 82

```
w 62 07 80 #Set DVC Ramp Rate to 0.5 dB / 8 samples
w 62 02 01 #Mute
d 1 # 1mS Delay
w 62 02 02 #Software shutdown
```

### 9.3.9 Device Wake

The following I2C sequence will wake the device from low power mode (sleep) and un-mute one device at address 62 using a digital volume ramp rate of 0.5 dB per 8 samples.


注

For TAS2770 the device I2C address is 82

```
w 62 07 80 #Set DVC Ramp Rate to 0.5 dB / 8 samples
w 62 02 01 #Take device out of low-power shutdown
d 1 # 1mS Delay
w 62 02 00 #Un-mute TAS2770
```

## 10 Power Supply Recommendations

The power sequence between the supply rails can be applied in any order as long as SDZ pin is held low. Generally VBAT would be applied before IOVDD and AVDD in most system applications. Once all supplies are stable the SDZ pin can be set high to initialize the part. After a hardware or software reset additional commands to the device should be delayed for 1 mS to allow the OTP to load.



**10-1. Power Supply Sequence for Power-Up and Power-Down**


## 11 Layout

### 11.1 Layout Guidelines


Pay special attention to the power stage power supply layout.

- Use 4.7  $\mu\text{f}$  for decoupling of VBAT supply.
- Keep the current circulating loops containing the supply decoupling capacitors, the H-bridges in the device and the connections to the speakers as tight as possible to reduce emissions.
- Use ground planes to provide the lowest impedance for power and signal current between the device and the decoupling capacitors. The area directly under the device should be treated as a central ground area for the device, and all device grounds must be connected directly to that area.
- Use a via pattern to connect the area directly under the device to the ground planes in copper layers below the surface. This connection helps to dissipate heat from the device.
- Avoid interrupting the ground plane with circular traces around the device. Interruption disconnects the copper and interrupt flow of heat and current. Radial copper traces are better to use if necessary.


### 11.2 Layout Example




**11-1. Stereo EVM Layout Diagram**



11-2. Stereo EVM Layout Reference Design - 01




 **11-3. Stereo EVM Layout Reference Design - 02**



11-4. Layout Reference – TAS2770RJQ





☒ 11-5. Layout Reference – TAS2770YFF

## 12 Device and Documentation Support

### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.2 Community Resources

### 12.3 Trademarks

すべての商標は、それぞれの所有者に帰属します。

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| TAS2770RJQR      | ACTIVE        | VQFN-HR      | RJQ             | 26   | 3000        | RoHS & Green    | Call TI   NIPDAU                     | Level-2-260C-1 YEAR  | -40 to 85    | 2770                    | <a href="#">Samples</a> |
| TAS2770RJQT      | ACTIVE        | VQFN-HR      | RJQ             | 26   | 250         | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 85    | 2770                    | <a href="#">Samples</a> |
| TAS2770YFFR      | ACTIVE        | DSBGA        | YFF             | 30   | 3000        | RoHS & Green    | SNAGCU                               | Level-1-260C-UNLIM   | -40 to 85    | 2770                    | <a href="#">Samples</a> |
| TAS2770YFFT      | ACTIVE        | DSBGA        | YFF             | 30   | 250         | RoHS & Green    | SNAGCU                               | Level-1-260C-UNLIM   | -40 to 85    | 2770                    | <a href="#">Samples</a> |
| TAS5770LC0YFFR   | ACTIVE        | DSBGA        | YFF             | 30   | 3000        | RoHS & Green    | SNAGCU                               | Level-1-260C-UNLIM   | -40 to 85    | TAS5770LC0              | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

| Device         | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TAS2770RJQR    | VQFN-HR      | RJQ             | 26   | 3000 | 330.0              | 12.4               | 3.8     | 4.3     | 1.5     | 8.0     | 12.0   | Q2            |
| TAS2770RJQT    | VQFN-HR      | RJQ             | 26   | 250  | 180.0              | 12.4               | 3.8     | 4.3     | 1.5     | 8.0     | 12.0   | Q2            |
| TAS2770YFFR    | DSBGA        | YFF             | 30   | 3000 | 180.0              | 8.4                | 2.13    | 2.66    | 0.69    | 4.0     | 8.0    | Q1            |
| TAS2770YFFT    | DSBGA        | YFF             | 30   | 250  | 180.0              | 8.4                | 2.13    | 2.66    | 0.69    | 4.0     | 8.0    | Q1            |
| TAS5770LC0YFFR | DSBGA        | YFF             | 30   | 3000 | 180.0              | 8.4                | 2.13    | 2.66    | 0.69    | 4.0     | 8.0    | Q1            |

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal


| Device         | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TAS2770RJQR    | VQFN-HR      | RJQ             | 26   | 3000 | 346.0       | 346.0      | 33.0        |
| TAS2770RJQT    | VQFN-HR      | RJQ             | 26   | 250  | 210.0       | 185.0      | 35.0        |
| TAS2770YFFR    | DSBGA        | YFF             | 30   | 3000 | 182.0       | 182.0      | 20.0        |
| TAS2770YFFT    | DSBGA        | YFF             | 30   | 250  | 182.0       | 182.0      | 20.0        |
| TAS5770LC0YFFR | DSBGA        | YFF             | 30   | 3000 | 182.0       | 182.0      | 20.0        |







LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 20X



SOLDER MASK DETAILS

4223791/C 05/2018

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slue271](http://www.ti.com/lit/slue271)) .
4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

RJQ0026A

VQFN-HR - 1 mm max height


PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


YFF0030



# PACKAGE OUTLINE

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



4219433/A 03/2016

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


YFF0030

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
SCALE:25X



SOLDER MASK DETAILS  
NOT TO SCALE

4219433/A 03/2016

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

# EXAMPLE STENCIL DESIGN

YFF0030

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:30X

4219433/A 03/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated