

# TAS5411-Q1 8Wモノラル車載用Class-Dオーディオ・アンプ、負荷ダン プおよびI<sup>2</sup>C診断機能付き

## 1 特長

- 車載アプリケーション向けに認定済み
- 下記内容でAEC-Q100認定済み：
  - デバイス温度グレード 1: 動作時周囲温度  
–40°C~125°C
  - デバイスHBM分類レベルH2
  - デバイスCDM分類レベルC5
- モノラルBTL Class-Dパワー・アンプ
- 出力電力：8W（THD+N = 10%、4Ω負荷時）
- 動作電圧範囲：4.5V~18V
- 効率：83%（4Ω負荷時）
- 差動アナログ入力
- Speaker Guard™によるスピーカー保護機能、可変電力リミッタ付き
- PSRR（電源除去率）：75dB
- 負荷診断機能
  - 出力負荷の開放と短絡
  - 出力と電源、出力とグラウンドの短絡
- 保護および監視機能：
  - 短絡保護
  - ISO-7637-2準拠の40V負荷ダンブ保護
  - 音楽再生中の出力DCレベル検出
  - 過熱保護
  - 過電圧および低電圧保護機能

- 熱的に強化された16ピンのHTSSOP (PWP) PowerPAD™パッケージ(Pad Down)
- 車載用EMC要件に合わせて設計
- ISO9000: 2002 TS16949認定済み

## 2 アプリケーション

- 車載用緊急通報(eCall)アンプ
- テレマティクス・システム
- 計器クラスタ・システム

## 3 概要


TAS5411-Q1はモノラルのClass-Dオーディオ・アンプで、車載用緊急通報(eCall)、テレマティクス、計器クラスタのアプリケーションに理想的です。このデバイスは、14.4Vdcの車載用バッテリーから4Ωの負荷へ最大8Wを供給でき、THD+Nは10%未満です。幅広い動作電圧範囲と優れた効率により、始動/停止のサポートや必要に応じたバックアップ・バッテリーからの駆動などに最適です。負荷ダンブ保護が搭載されているため、外付け電圧クランプのコストとサイズを減らすことができ、オンボードの負荷診断機能によりI<sup>2</sup>Cインターフェイス経由でスピーカーの状態が報告されます。

### 製品情報<sup>(1)</sup>


| 型番         | パッケージ       | 本体サイズ(公称)     |
|------------|-------------|---------------|
| TAS5411-Q1 | HTSSOP (16) | 5.00mmx4.40mm |

(1) 提供されているすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。

### ブロック概略図



### 効率



D001

## 目次

|          |  |           |           |                                       |           |
|----------|--|-----------|-----------|---------------------------------------|-----------|
| 1        | 特長   | 1         | 9.3       | Feature Description                   | 11        |
| 2        | アプリケーション   | 1         | 9.4       | Device Functional Modes               | 17        |
| 3        | 概要   | 1         | 9.5       | Register Maps                         | 18        |
| 4        | 改訂履歴   | 2         | <b>10</b> | <b>Application and Implementation</b> | <b>20</b> |
| 5        | <b>Device Comparison Table</b>                             | <b>3</b>  | 10.1      | Application Information               | 20        |
| 6        | <b>Pin Configuration and Functions</b>                     | <b>3</b>  | 10.2      | Typical Application                   | 20        |
| 7        | <b>Specifications</b>                                      | <b>4</b>  | <b>11</b> | <b>Power Supply Recommendations</b>   | <b>23</b> |
| 7.1      | Absolute Maximum Ratings                                   | 4         | <b>12</b> | <b>Layout</b>                         | <b>24</b> |
| 7.2      | ESD Ratings  | 4         | 12.1      | Layout Guidelines                     | 24        |
| 7.3      | Recommended Operating Conditions                           | 5         | 12.2      | Layout Examples                       | 24        |
| 7.4      | Thermal Information  | 5         | <b>13</b> | <b>デバイスおよびドキュメントのサポート</b>             | <b>26</b> |
| 7.5      | Electrical Characteristics                                 | 6         | 13.1      | デバイス・サポート                             | 26        |
| 7.6      | Timing Requirements for I <sup>2</sup> C Interface Signals | 8         | 13.2      | ドキュメントのサポート                           | 26        |
| 7.7      | Typical Characteristics                                    | 9         | 13.3      | ドキュメントの更新通知を受け取る方法                    | 27        |
| <b>8</b> | <b>Parameter Measurement Information</b>                   | <b>10</b> | 13.4      | コミュニティ・リソース                           | 27        |
| <b>9</b> | <b>Detailed Description</b>                                | <b>11</b> | 13.5      | 商標                                    | 27        |
| 9.1      | Overview   | 11        | 13.6      | 静電気放電に関する注意事項                         | 27        |
| 9.2      | Functional Block Diagram                                   | 11        | 13.7      | Glossary                              | 27        |
|          |  |           | <b>14</b> | <b>メカニカル、パッケージ、および注文情報</b>            | <b>27</b> |

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


| Revision A (December 2015) から Revision B に変更   | Page |
|--|------|
| • 「特長」の一覧に車載用の見出しを追加   | 1    |
| • Added voltage ratings for several pins to the <i>Absolute Maximum Ratings</i> table                              | 4    |
| • Added test conditions for voltage gain in <i>Electrical Characteristics</i> table                                | 6    |
| • Added a capacitance specification to the I <sup>2</sup> C section of the <i>Electrical Characteristics</i> table | 7    |
| • Changed the condition statement for the <i>Typical Characteristics</i> section                                   | 9    |
| • Changed section title of <i>Load Diagnostics Sequence</i>  | 13   |
| • 新しい「ドキュメントの更新通知を受け取る方法」セクションを追加  | 27   |

| 2015年11月発行のものから更新               | Page |
|---------------------------------|------|
| • デバイスのステータスを製品プレビューから量産データへ 変更 | 1    |

## 5 Device Comparison Table

| PART NUMBER | OUTPUT POWER | OVERCURRENT SHUTDOWN |
|-------------|--------------|----------------------|
| TAS5411-Q1  | 8 W          | 2.4 A                |
| TAS5421-Q1  | 22 W         | 3.5 A                |

## 6 Pin Configuration and Functions



### Pin Functions

| PIN                         |     | TYPE <sup>(1)</sup> | DESCRIPTION  |
|-----------------------------|-----|---------------------|--|
| NAME                        | NO. |                     |  |
| BSTN                        | 10  | AI                  | Bootstrap for negative-output high-side FET              |
| BSTP                        | 13  | AI                  | Bootstrap for positive-output high-side FET              |
| BYP                         | 3   | PBY                 | Voltage-regulator bypass-capacitor pin                   |
| $\overline{\text{FAULT}}$   | 14  | DO                  | Active-low open-drain output used to report faults       |
| GND                         | 1   | GND                 | Ground   |
|                             | 9   |                     |  |
|                             | 16  |                     |  |
| IN_N                        | 7   | AI                  | Inverting analog input                                   |
| IN_P                        | 6   | AI                  | Non-inverting analog input                               |
| MUTE                        | 8   | DI                  | Mute input, active-high (no internal pullup or pulldown) |
| OUTN                        | 11  | PO                  | Output (–)   |
| OUTP                        | 12  | PO                  | Output (+)   |
| PVDD                        | 15  | PWR                 | Power supply   |
| SCL                         | 5   | DI                  | I <sup>2</sup> C clock                                   |
| SDA                         | 4   | DI/DO               | I <sup>2</sup> C data                                    |
| $\overline{\text{STANDBY}}$ | 2   | DI                  | Active-low STANDBY pin (no internal pullup or pulldown)  |
| Thermal pad                 |     | —                   | Must be soldered to ground                               |

(1) DI = digital input, DO = digital output, AI = analog input, PWR = power supply, PBY = power bypass, PO = power output, GND = ground

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) <sup>(1)</sup>

|                                |  | MIN                      | MAX  | UNIT    |      |
|--------------------------------|--|--------------------------|------|---------|------|
| Input voltage                  | DC supply voltage range, $V_{(PVDD)}$                              | Relative to GND          | -0.3 | 30      | V    |
|                                | Pulsed supply voltage range, $V_{(PVDD\_MAX)}$                     | $t \leq 400$ ms exposure | -1   | 40      |      |
|                                | Supply voltage ramp rate, $\Delta V_{(PVDD\_RAMP)}$                |                          |      | 15      | V/ms |
|                                | For SCL, SDA, $\overline{STANDBY}$ , $\overline{FAULT}$ pins       | Relative to GND          | -0.3 | 5       | V    |
|                                | For IN_N, IN_P, and MUTE pins                                      | Relative to GND          | -0.3 | 6.5     |      |
|                                | BYP  | Relative to GND          | -0.3 | 7       |      |
|                                | BSTN, BSTP   | Relative to GND          | -0.3 | 36.3    |      |
|                                | BSTN, BSTP   | Relative to BYP          | -0.3 | 30      |      |
|                                | OUTN, OUTP   | Relative to GND          | -0.3 | 30      |      |
| Current                        | DC current on PVDD, GND and OUTx pins, $I_{(PVDD)}$ , $I_O$        |                          |      | $\pm 4$ | A    |
|                                | Maximum current, on all input pins, $I_{(IN\_MAX)}$ <sup>(2)</sup> |                          |      | $\pm 1$ | mA   |
|                                | Maximum sink current for open-drain pin, $I_{(IN\_ODMAX)}$         |                          |      | 7       |      |
| Junction temperature, $T_J$    |  | -40                      | 150  | °C      |      |
| Storage temperature, $T_{stg}$ |  | -55                      | 150  | °C      |      |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) See [Table 11](#) for information on analog input voltage and ac coupling.

### 7.2 ESD Ratings

|                                     |   | VALUE      | UNIT |
|-------------------------------------|---|------------|------|
| $V_{(ESD)}$ Electrostatic discharge | Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup> | $\pm 3500$ | V    |
|                                     | Charged-device model (CDM), per AEC Q100-011            | $\pm 1000$ |      |

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 7.3 Recommended Operating Conditions

|                            |  | MIN  | NOM | MAX  | UNIT                  |     |            |              |
|----------------------------|--|--|-----|------|-----------------------|-----|------------|--------------|
| $V_{(PVDD\_OP)}$           | Supply voltage range relative to GND. Includes ac transients, requires proper decoupling. <sup>(1)</sup> | 4- $\Omega$ $\pm$ 20% load (or higher)                                     |     | 4.5  | 14.4                  | 18  | V          |              |
| $V_{(PVDD\_RIPPLE)}$       | Maximum ripple on PVDD   | $V_{(PVDD)} < 8$ V   |     |      |                       | 1   | Vpp        |              |
| $V_{(AIN)}$ <sup>(2)</sup> | Analog audio input-signal level  | AC-coupled input voltage   |     | 0    | 0.25–1 <sup>(3)</sup> |     | Vrms       |              |
| $V_{(IH\_STANDBY)}$        | $\overline{STANDBY}$ pin input voltage for logic-level high  |  |     | 2    |                       |     | V          |              |
| $V_{(IL\_STANDBY)}$        | $\overline{STANDBY}$ pin input voltage for logic-level low   |  |     |      |                       | 0.7 | V          |              |
| $V_{(IH\_SCL)}$            | SCL pin input voltage for logic-level high   | $R_{(PU\_I2C)} = 4.7\text{-k}\Omega$ pullup, supply voltage = 3.3 V or 5 V |     | 2.1  |                       |     | 5.5        | V            |
| $V_{(IH\_SDA)}$            | SDA pin input voltage for logic-level high   | $R_{(PU\_I2C)} = 4.7\text{-k}\Omega$ pullup, supply voltage = 3.3 V or 5 V |     | 2.1  |                       |     | 5.5        | V            |
| $V_{(IL\_SCL)}$            | SCL pin input voltage for logic-level low  | $R_{(PU\_I2C)} = 4.7\text{-k}\Omega$ pullup, supply voltage = 3.3 V or 5 V |     | –0.5 |                       |     | 1.1        | V            |
| $V_{(IL\_SDA)}$            | SDA pin input voltage for logic-level low  | $R_{(PU\_I2C)} = 4.7\text{-k}\Omega$ pullup, supply voltage = 3.3 V or 5 V |     | –0.5 |                       |     | 1.1        | V            |
| $R_{(L)}$                  | Nominal speaker load impedance   | When using low-impedance loads, do not exceed overcurrent limit.           |     | 2    | 4                     | 16  | $\Omega$   |              |
| $V_{(PU)}$                 | Pullup voltage supply (for open-drain logic outputs)   | 3  | 3.3 | 3.6  |                       |     | V          |              |
| $R_{(PU\_EXT)}$            | External pullup resistor on open-drain logic outputs   | Resistor connected between open-drain logic output and $V_{(PU)}$ supply.  |     | 10   |                       |     | 50         | k $\Omega$   |
| $R_{(PU\_I2C)}$            | I <sup>2</sup> C pullup resistance on SDA and SCL pins   | 1  | 4.7 | 10   |                       |     | k $\Omega$ |              |
| $C_{(PVDD)}$               | External capacitor on the PVDD pin, typical value $\pm$ 20% <sup>(1)</sup>                               |  |     | 10   |                       |     | $\mu$ F    |              |
| $C_{(BYP)}$                | External capacitor on the BYP pin, typical value $\pm$ 10%   |  |     | 1    |                       |     | $\mu$ F    |              |
| $C_{(OUT)}$                | External capacitance to GND on OUT_X pins  |  |     |      |                       | 4   | $\mu$ F    |              |
| $C_{(IN)}$                 | External capacitance to analog input pin in series with input signal                                     |  |     | 1    |                       |     | $\mu$ F    |              |
| $C_{(BSTN)}, C_{(BSTP)}$   | External bootstrap capacitor, typical value $\pm$ 20%  |  |     | 220  |                       |     | nF         |              |
| $T_A$                      | Operating ambient temperature  | –40  |     |      | 125                   |     |            | $^{\circ}$ C |

(1) See the [Power Supply Recommendations](#) section.

(2) Signal input for full unclipped output with gains of 36 dB, 32 dB, 26 dB, and 20 dB

(3) Maximum recommended input voltage is determined by the gain setting.

### 7.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |  | TAS5411-Q1   | UNIT           |
|-------------------------------|--|--------------|----------------|
|                               |  | PWP (HTSSOP) |                |
|                               |  | 16 PINS      |                |
| $R_{\theta JA}$               | Junction-to-ambient thermal resistance       | 39.4         | $^{\circ}$ C/W |
| $R_{\theta JC(top)}$          | Junction-to-case (top) thermal resistance    | 24.9         | $^{\circ}$ C/W |
| $R_{\theta JB}$               | Junction-to-board thermal resistance         | 20           | $^{\circ}$ C/W |
| $\psi_{JT}$                   | Junction-to-top characterization parameter   | 0.6          | $^{\circ}$ C/W |
| $\psi_{JB}$                   | Junction-to-board characterization parameter | 19.8         | $^{\circ}$ C/W |
| $R_{\theta JC(bot)}$          | Junction-to-case (bottom) thermal resistance | 2            | $^{\circ}$ C/W |

(1) For more information about traditional and new thermal metrics, see [Semiconductor and IC Package Thermal Metrics](#).

## 7.5 Electrical Characteristics

 $T_C = 25^\circ\text{C}$ ,  $PVDD = 14.4\text{ V}$ ,  $R_L = 4\ \Omega$ ,  $P_{(O)} = 1\text{ W/ch}$ , AES17 filter, default I<sup>2</sup>C settings (unless otherwise noted)

| PARAMETER                                | TEST CONDITIONS   | MIN  | TYP   | MAX      | UNIT          |
|--|---|------|-------|----------|---------------|
| <b>OPERATING CURRENT</b>                 |   |      |       |          |               |
| PVDD idle current                        | In PLAY mode, no audio present                                |      | 16    |          | mA            |
| PVDD standby current                     | STANDBY mode, MUTE = 0 V                                      |      | 5     | 20       | $\mu\text{A}$ |
| <b>OUTPUT POWER</b>                      |   |      |       |          |               |
| Output power per channel                 | 4 $\Omega$ , THD+N $\leq$ 1%, 1 kHz, $T_C = 75^\circ\text{C}$ |      | 6     |          | W             |
|  | 4 $\Omega$ , THD+N = 10%, 1 kHz, $T_C = 75^\circ\text{C}$     |      | 8     |          |               |
| Power efficiency                         | 4 $\Omega$ , $P_{(O)} = 8\text{ W}$ (10% THD)                 |      | 83%   |          |               |
| <b>AUDIO PERFORMANCE</b>                 |   |      |       |          |               |
| Noise voltage at output                  | G = 20 dB, zero input, and A-weighting                        |      | 65    |          | $\mu\text{V}$ |
| Common-mode rejection ratio              | f = 1 kHz, 100 mVrms referenced to GND, G = 20 dB             |      | 63    |          | dB            |
| Power-supply rejection ratio             | PVDD = 14.4 Vdc + 1 Vrms, f = 1 kHz                           |      | 75    |          | dB            |
| Total harmonic distortion + noise        | $P_{(O)} = 1\text{ W}$ , f = 1 kHz                            |      | 0.05% |          |               |
| Switching frequency                      | Switching frequency selectable for AM interference avoidance  |      | 400   |          | kHz           |
|  |   |      | 500   |          |               |
| Internal common-mode input bias voltage  | Internal bias applied to IN_N, IN_P pins                      |      | 3     |          | V             |
| Voltage gain ( $V_O / V_{IN}$ )          | Source impedance = 0 $\Omega$ , register 0x03 bits 7–6 = 00   | 19   | 20    | 21       | dB            |
|  | Source impedance = 0 $\Omega$ , register 0x03 bits 7–6 = 01   | 25   | 26    | 27       |               |
|  | Source impedance = 0 $\Omega$ , register 0x03 bits 7–6 = 10   | 31   | 32    | 33       |               |
|  | Source impedance = 0 $\Omega$ , register 0x03 bits 7–6 = 11   | 35   | 36    | 37       |               |
| <b>PWM OUTPUT STAGE</b>                  |   |      |       |          |               |
| FET drain-to-source resistance           | $T_J = 25^\circ\text{C}$                                      |      | 180   |          | m $\Omega$    |
| Output offset voltage                    | Zero input signal, G = 20 dB                                  |      |       | $\pm 25$ | mV            |
| <b>PVDD OVERVOLTAGE (OV) PROTECTION</b>  |   |      |       |          |               |
| PVDD overvoltage-shutdown set            |   | 19.5 | 21    | 22.5     | V             |
| PVDD overvoltage-shutdown hysteresis     |   |      | 0.6   |          | V             |
| <b>PVDD UNDERVOLTAGE (UV) PROTECTION</b> |   |      |       |          |               |
| PVDD undervoltage-shutdown set           |   | 3.6  | 4     | 4.4      | V             |
| PVDD undervoltage-shutdown hysteresis    |   |      | 0.25  |          | V             |
| <b>BYP</b>                               |   |      |       |          |               |
| BYP pin voltage                          |   | 6.4  | 6.9   | 7.4      | V             |
| <b>POWER-ON RESET (POR)</b>              |   |      |       |          |               |
| PVDD voltage for POR                     |   |      |       | 4.1      | V             |
| PVDD recovery hysteresis voltage for POR |   |      | 0.3   |          | V             |

**Electrical Characteristics (continued)**
 $T_C = 25^\circ\text{C}$ ,  $PVDD = 14.4\text{ V}$ ,  $R_L = 4\ \Omega$ ,  $P_{(O)} = 1\text{ W/ch}$ , AES17 filter, default I<sup>2</sup>C settings (unless otherwise noted)


| PARAMETER   | TEST CONDITIONS  | MIN | TYP | MAX | UNIT |
|---|--|-----|-----|-----|------|
| <b>OVERTEMPERATURE (OT) PROTECTION</b>                                  |  |     |     |     |      |
| Junction temperature for overtemperature shutdown                       |  | 155 | 170 |     | °C   |
| Junction temperature overtemperature shutdown hysteresis                |  |     | 15  |     | °C   |
| <b>OVERCURRENT (OC) SHUTDOWN PROTECTION</b>                             |  |     |     |     |      |
| Maximum current (peak output current)                                   |  |     | 2.4 |     | A    |
| <b>STANDBY PIN</b>  |  |     |     |     |      |
| STANDBY pin current   |  |     | 0.1 | 0.2 | μA   |
| <b>DC DETECT</b>  |  |     |     |     |      |
| DC detect threshold   |  |     | 2.9 |     | V    |
| DC detect step response time  |  |     |     | 700 | ms   |
| <b>FAULT REPORT</b>   |  |     |     |     |      |
| FAULT pin output voltage for logic-level high (open-drain logic output) | External 47-kΩ pullup resistor to 3.3 V                                    | 2.4 |     |     | V    |
| FAULT pin output voltage for logic-level low (open-drain logic output)  | External 47-kΩ pullup resistor to 3.3 V                                    |     |     | 0.5 | V    |
| <b>LOAD DIAGNOSTICS</b>   |  |     |     |     |      |
| Resistance to detect a short from OUT pin(s) to PVDD or ground          |  |     |     | 200 | Ω    |
| Open-circuit detection threshold  | Including speaker wires  | 70  | 95  | 120 | Ω    |
| Short-circuit detection threshold                                       | Including speaker wires  | 0.9 | 1.2 | 1.5 | Ω    |
| <b>I<sup>2</sup>C</b>   |  |     |     |     |      |
| SDA pin output voltage for logic-level high                             | $R_{(PU\_I2C)} = 4.7\text{-k}\Omega$ pullup, supply voltage = 3.3 V or 5 V | 2.4 |     |     | V    |
| SDA pin output voltage for logic-level low                              | 3-mA sink current  |     |     | 0.4 | V    |
| Capacitance for SCL and SDA pins  |  |     |     | 10  | pF   |
| Capacitance for SDA pin   | STANDBY mode   |     |     | 30  | pF   |

## 7.6 Timing Requirements for I<sup>2</sup>C Interface Signals

over recommended operating conditions (unless otherwise noted)


|             |  | MIN              | NOM | MAX | UNIT    |
|-------------|--|------------------|-----|-----|---------|
| $f_{(SCL)}$ | SCL clock frequency  |                  |     | 400 | kHz     |
| $t_r$       | Rise time for both SDA and SCL signals                           |                  |     | 300 | ns      |
| $t_f$       | Fall time for both SDA and SCL signals                           |                  |     | 300 | ns      |
| $t_{w(H)}$  | SCL pulse duration, high   | 0.6              |     |     | $\mu$ s |
| $t_{w(L)}$  | SCL pulse duration, low  | 1.3              |     |     | $\mu$ s |
| $t_{su(2)}$ | Setup time for START condition                                   | 0.6              |     |     | $\mu$ s |
| $t_{h(2)}$  | START condition hold time before generation of first clock pulse | 0.6              |     |     | $\mu$ s |
| $t_{su(1)}$ | Data setup time  | 100              |     |     | ns      |
| $t_{h(1)}$  | Data hold time   | 0 <sup>(1)</sup> |     |     | ns      |
| $t_{su(3)}$ | Setup time for STOP condition                                    | 0.6              |     |     | $\mu$ s |
| $C_{(B)}$   | Load capacitance for each bus line                               |                  |     | 400 | pF      |

- (1) A device must internally provide a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the falling edge of SCL.



T0027-03

Figure 1. SCL and SDA Timing









T0028-02

Figure 2. Timing for Start and Stop Conditions



### 7.7 Typical Characteristics

$T_C = 25^\circ\text{C}$ ,  $P_{VDD} = 14.4\text{ V}$ ,  $R_L = 4\ \Omega$ ,  $P_{(O)} = 1\text{ W}$  per channel, AES17 filter, 1-kHz input, default I<sup>2</sup>C settings (unless otherwise noted)



**Typical Characteristics (continued)**

$T_C = 25^\circ\text{C}$ ,  $P_{VDD} = 14.4\text{ V}$ ,  $R_L = 4\ \Omega$ ,  $P_{(O)} = 1\text{ W}$  per channel, AES17 filter, 1-kHz input, default I<sup>2</sup>C settings (unless otherwise noted)




Figure 9. Overcurrent Threshold vs Temperature

**8 Parameter Measurement Information**

The parameters for the TAS5411-Q1 device were measured using the circuit in [Figure 17](#).

## 9 Detailed Description


### 9.1 Overview

The TAS5411-Q1 device is a mono analog-input audio amplifier for use in the automotive environment. The design uses an ultra-efficient class-D technology developed by Texas Instruments, but with features added for the automotive industry. This technology allows for reduced power consumption, reduced heat, and reduced peak currents in the electrical system. The device realizes an audio sound system design with smaller size and lower weight than traditional class-AB solutions.

There are seven core design blocks:

- PWM
- Gate drive
- Power FETs
- Diagnostics
- Protection
- Power supply
- I<sup>2</sup>C serial communication bus

### 9.2 Functional Block Diagram



### 9.3 Feature Description

#### 9.3.1 Analog Audio Input and Pre-amplifier

The differential input stage of the amplifier cancels common-mode noise that appears on the inputs. For a differential audio source, connect the positive lead to IN\_P and the negative lead to IN\_N. The inputs must be ac-coupled to minimize the output dc-offset and ensure correct ramping of the output voltages. For good transient performance, the impedance seen at each of the two differential inputs should be the same.

The gain setting impacts the analog input impedance of the amplifier. See [Table 1](#) for typical values.


**Table 1. Input Impedance and Gain**

| GAIN  | INPUT IMPEDANCE |
|-------|-----------------|
| 20 dB | 60 kΩ ± 20%     |
| 26 dB | 30 kΩ ± 20%     |
| 32 dB | 15 kΩ ± 20%     |
| 36 dB | 9 kΩ ± 20%      |

### 9.3.2 Pulse-Width Modulator (PWM)

The PWM converts the analog signal from the preamplifier into a switched signal of varying duty cycle. This is the critical stage that defines the class-D architecture. In the TAS5411-Q1 device, the modulator is an advanced design with high bandwidth, low noise, low distortion, and excellent stability.

The pulse-width modulation scheme allows increased efficiency at low power. Each output is switching from 0 V to PVDD. The OUPN and OUTP pins are in phase with each other with no input, so that there is little or no current in the speaker. The duty cycle of OUPN is greater than 50% and OUTP is less than 50% for positive output voltages. The duty cycle of OUTP is greater than 50% and that of OUPN is less than 50% for negative output voltages. The voltage across the load is at 0 V through most of the switching period, reducing power loss.


**Figure 10. BD Mode Modulation**

### 9.3.3 Gate Drive

The gate driver accepts the low-voltage PWM signal and level-shifts it to drive a high-current, full-bridge, power FET stage. The device uses proprietary techniques to optimize EMI and audio performance.

### 9.3.4 Power FETs

The BTL output comprises four matched N-channel FETs for high efficiency and maximum power transfer to the load. By design, the FETs withstand large voltage transients during a load-dump event.

### 9.3.5 Load Diagnostics

The device incorporates load diagnostic circuitry designed for detecting and determining the status of output connections. The device supports the following diagnostics:

- Short to GND
- Short to PVDD
- Short across load
- Open load

The device reports the presence of any of the short or open conditions to the system via I<sup>2</sup>C register read.

#### 9.3.5.1 Load Diagnostics Sequence

The load diagnostic function runs on deassertion of STANDBY or when the device is in a fault state (dc detect, overcurrent, overvoltage, undervoltage, or overtemperature). During this test, the outputs are in a Hi-Z state. The device determines whether the output is a short to GND, short to PVDD, open load, or shorted load. The load diagnostic biases the output, which therefore requires limiting the capacitance value for proper functioning; see the [Recommended Operating Conditions](#). The load diagnostic test takes approximately 229 ms to run. Note that the *check* phase repeats up to 5 times if a fault is present or a large capacitor to GND is present on the output. On detection of an open load, the output still operates. On detection of any other fault condition, the output goes into a Hi-Z state, and the device checks the load continuously until removal of the fault condition. After detection of a normal output condition, the audio output starts. The load diagnostics run after every other overvoltage (OV) event. The load diagnostic for open load only has I<sup>2</sup>C reporting. All other faults have I<sup>2</sup>C and FAULT pin assertion.

The device performs load diagnostic tests as shown in [Figure 11](#).

[Figure 12](#) illustrates how the diagnostics determine the load based on output conditions.





Figure 11. Load Diagnostics Sequence of Events


**Figure 12. Load Diagnostic Reporting Thresholds**

### 9.3.5.2 Faults During Load Diagnostics

If the device detects a fault (overtemperature, overvoltage, undervoltage) during the load diagnostics test, the device exits the load diagnostics, which may result in a pop or click on the output.

### 9.3.6 Protection and Monitoring

- **Overcurrent Shutdown (OCSD)**—The overcurrent shutdown forces the output into Hi-Z. The device asserts the  $\overline{\text{FAULT}}$  pin and updates the I<sup>2</sup>C register.
- **DC Detect**—This circuit checks for a dc offset continuously during normal operation at the output of the amplifier. If a dc offset occurs, the device asserts the  $\overline{\text{FAULT}}$  pin and updates the I<sup>2</sup>C register. Note that the dc detection threshold follows PVDD changes.
- **Overtemperature Shutdown (OTSD)**—The device shuts down when the die junction temperature reaches the overtemperature threshold. The device asserts the  $\overline{\text{FAULT}}$  pin and updates I<sup>2</sup>C register. Recovery is automatic when the temperature returns to a safe level.
- **Undervoltage (UV)**—The undervoltage (UV) protection detects low voltages on PVDD. In the event of an undervoltage condition, the device asserts the  $\overline{\text{FAULT}}$  pin and resets the I<sup>2</sup>C register.
- **Power-On Reset (POR)**—Power-on reset (POR) occurs when PVDD drops below the POR threshold. A POR event causes the I<sup>2</sup>C bus to go into a high-impedance state. After recovery from the POR event, the device restarts automatically with default I<sup>2</sup>C register settings. The I<sup>2</sup>C is active as long as the device is not in POR.
- **Overvoltage (OV) and Load Dump**—OV protection detects high voltages on PVDD. If PVDD reaches the overvoltage threshold, the device asserts the  $\overline{\text{FAULT}}$  pin and updates the I<sup>2</sup>C register. The device can withstand 40-V load-dump voltage spikes.
- **SpeakerGuard™ Protection Circuitry**—This protection circuitry limits the output voltage to the value selected in I<sup>2</sup>C register 0x03. This value determines both the positive and negative limits. One can use this feature to improve battery life or protect the speaker from exceeding its excursion limits.
- **Adjacent-Pin Shorts**—The device design is such that shorts between adjacent pins do not cause damage.

### 9.3.7 I<sup>2</sup>C Serial Communication Bus

The device communicates with the system processor via the I<sup>2</sup>C serial communication bus as an I<sup>2</sup>C slave-only device. The processor can poll the device via I<sup>2</sup>C to determine the operating status. All reports of fault conditions and detections are via I<sup>2</sup>C. The system can also set numerous features and operating conditions via the I<sup>2</sup>C interface. The I<sup>2</sup>C interface is active approximately 1 ms after the  $\overline{\text{STANDBY}}$  pin is high.


The I<sup>2</sup>C interface controls the following device features:

- Changing the gain setting to 20 dB, 26 dB, 32 dB, or 36 dB
- Controlling the peak voltage value of the SpeakerGuard protection circuitry
- Reporting load diagnostic results
- Changing of the switching frequency for AM radio avoidance

### 9.3.7.1 I<sup>2</sup>C Bus Protocol

The device has a bidirectional serial control interface that is compatible with the Inter IC (I<sup>2</sup>C) bus protocol and supports 400-kbps data transfer rates for random and sequential write and read operations. This is a slave-only device that does not support a multimaster bus environment or wait-state insertion. The master device uses the I<sup>2</sup>C control interface to program the registers of the device and to read device status.

The I<sup>2</sup>C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a system. Data transfer on the bus is serial, one bit at a time. The transfer of address and data is in byte (8-bit) format with the most-significant bit (MSB) transferred first. In addition, the receiving device acknowledges each byte transferred on the bus with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data pin (SDA) while the clock is HIGH to indicate start and stop conditions. A HIGH-to-LOW transition on SDA indicates a start, and a LOW-to-HIGH transition indicates a stop. Normal data bit transitions must occur within the low time of the clock period. Figure 13 shows these conditions. The master generates the 7-bit slave address and the read/write (R/W) bit to open communication with another device and then waits for an acknowledge condition. The device holds SDA LOW during the acknowledge clock period to indicate an acknowledgment. When this occurs, the master transmits the next byte of the sequence. The address for each device is a unique 7-bit slave address plus R/W bit (1 byte). All compatible devices share the same signals via a bidirectional bus using a wired-AND connection. The SDA and SCL signals require the use of an external pullup resistor to set the HIGH level for the bus. There is no limit on the number of bytes that the communicating devices can transmit between start and stop conditions. After transfer of the last word, the master generates a stop condition to release the bus.



T0035-02

Figure 13. Typical I<sup>2</sup>C Sequence

To communicate with the device, the I<sup>2</sup>C master uses addresses shown in Figure 13. Transmission of read and write data can be by single-byte or multiple-byte data transfers.

### 9.3.7.2 Random Write

As shown in Figure 14, a single-byte data-write transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read/write bit. The read/write bit determines the direction of the data transfer. For a write data transfer, the read/write bit is a 0. After receiving the correct I<sup>2</sup>C device address and the read/write bit, the device responds with an acknowledge bit. Next, the master transmits the address byte corresponding to the internal memory address being accessed. After receiving the address byte, the device again responds with an acknowledge bit. Next, the master device transmits the data byte for writing to the memory address being accessed. After receiving the data byte, the device again responds with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data-write transfer.




Figure 14. Random Write Transfer

9.3.7.3 Random Read

As shown in Figure 15, a single-byte data-read transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read/write bit. For the data-read transfer, the master device performs both a write and a following read. Initially, the master device performs a write to transfer the address byte of the internal memory address to be read. As a result, the read/write bit is a 0. After receiving the address and the read/write bit, the device responds with an acknowledge bit. In addition, after sending the internal memory address byte, the master device transmits another start condition followed by the device address and the read/write bit again. This time, the read/write bit is a 1, indicating a read transfer. After receiving the address and the read/write bit, the device again responds with an acknowledge bit. Next, the device transmits the data byte from the memory address being read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the single-byte data-read transfer.




Figure 15. Random Read Transfer

9.3.7.4 Sequential Read

A sequential data-read transfer is identical to a single-byte data-read transfer except that the TAS5411-Q1 device transmits multiple data bytes to the master device as shown in Figure 16. Except for the last data byte, the master device responds with an acknowledge bit after receiving each data byte and automatically increments the I<sup>2</sup>C subaddress by 1. After receiving the last data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the transfer.




Figure 16. Sequential Read Transfer



## 9.4 Device Functional Modes

### 9.4.1 Hardware Control Pins

There are three discrete hardware pins for real-time control and indication of device status.

**FAULT** pin: This active-low open-drain output pin indicates the presence of a fault condition which requires the device to go into the Hi-Z mode. On assertion of this pin, the device has protected itself and the system from potential damage. The system can read the exact nature of the fault via I<sup>2</sup>C with the exception of PVDD undervoltage faults below POR, in which case the I<sup>2</sup>C bus is no longer operational.

**STANDBY** pin: Assertion of this active-low pin sends the device into a complete shutdown, limiting the current draw.

**MUTE** pin: On assertion of this active-high pin, the device is in mute mode. The output pins stop switching and audio does not pass from the input to the output. To place the device back into play mode, it is necessary to deassert this pin.

### 9.4.2 EMI Considerations

Automotive-level EMI performance depends on both careful integrated-circuit design and good system-level design. Controlling sources of electromagnetic interference (EMI) was a major consideration in all aspects of the design.

The design has minimal parasitic inductances due to the short leads on the package. This dramatically reduces the EMI that results from current passing from the die to the system PCB. The design incorporates circuitry that optimizes output transitions that cause EMI.

### 9.4.3 Operating Modes and Faults

The following tables list operating modes and faults.

**Table 2. Operating Modes**

| STATE NAME      | OUTPUT               | OSCILLATOR | I <sup>2</sup> C |
|-----------------|----------------------|------------|------------------|
| Standby         | Hi-Z, floating       | Stopped    | Stopped          |
| Load diagnostic | DC biased            | Active     | Active           |
| Fault and mute  | Hi-Z, floating       | Active     | Active           |
| Play            | Switching with audio | Active     | Active           |

**Table 3. Faults and Actions**

| FAULT EVENT              | FAULT EVENT CATEGORY | MONITORING MODES | REPORTING METHOD                                 | ACTION TYPE         | ACTION RESULT           | CLEARING                        |
|--------------------------|----------------------|------------------|--|---------------------|-------------------------|---------------------------------|
| POR                      | Voltage fault        | All              | Not applicable                                   | Hard mute (no ramp) | Standby                 | Self-clearing                   |
| UV or OV                 |                      |                  | I <sup>2</sup> C + $\overline{\text{FAULT}}$ pin |                     |                         |                                 |
| Load dump <sup>(1)</sup> |                      |                  | $\overline{\text{FAULT}}$ pin                    |                     |                         |                                 |
| OTSD                     | Thermal fault        | Hi-Z, mute, play | I <sup>2</sup> C + $\overline{\text{FAULT}}$ pin | None                | Hi-Z                    | Clears on next diagnostic cycle |
| OC fault                 | Output channel fault | Play             |  |                     |                         |                                 |
| DC detect                |                      |                  |  |                     |                         |                                 |
| Load diagnostic – short  | Diagnostic           | Hi-Z             | I <sup>2</sup> C                                 | None                | Hi-Z, rerun diagnostics |                                 |
| Load diagnostic – open   |                      |                  |  |                     | None                    |                                 |

(1) Tested in accordance with ISO7637-1

## 9.5 Register Maps

**Table 4. I<sup>2</sup>C Address**

| DESCRIPTION            | FIXED ADDRESS |   |   |   |   |   |   | READ/WRITE BIT | I <sup>2</sup> C ADDRESS |
|------------------------|---------------|---|---|---|---|---|---|----------------|--------------------------|
|                        | MSB           | 6 | 5 | 4 | 3 | 2 | 1 | LSB            |                          |
| I <sup>2</sup> C write | 1             | 1 | 0 | 1 | 1 | 0 | 0 | 0              | 0xD8                     |
| I <sup>2</sup> C read  | 1             | 1 | 0 | 1 | 1 | 0 | 0 | 1              | 0xD9                     |

**Table 5. I<sup>2</sup>C Address Register Definitions**

| ADDRESS | R/ $\bar{W}$ | REGISTER DESCRIPTION                 |
|---------|--------------|--------------------------------------|
| 0x01    | R            | Latched fault register               |
| 0x02    | R            | Status and load diagnostics register |
| 0x03    | R/ $\bar{W}$ | Control register                     |

**Table 6. Fault Register (0x01)**

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | FUNCTION                                    |
|----|----|----|----|----|----|----|----|---|
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | No protection-created faults, default value |
| –  | –  | –  | –  | –  | –  | –  | 1  | Reserved                                    |
| –  | –  | –  | –  | –  | –  | 1  | –  | Reserved                                    |
| –  | –  | –  | –  | –  | 1  | –  | –  | A load-diagnostics fault has occurred.      |
| –  | –  | –  | –  | 1  | –  | –  | –  | Overcurrent shutdown has occurred.          |
| –  | –  | –  | 1  | –  | –  | –  | –  | PVDD undervoltage has occurred.             |
| –  | –  | 1  | –  | –  | –  | –  | –  | PVDD overvoltage has occurred.              |
| –  | 1  | –  | –  | –  | –  | –  | –  | DC offset protection has occurred.          |
| 1  | –  | –  | –  | –  | –  | –  | –  | Overtemperature shutdown has occurred.      |

**Table 7. Status and Load Diagnostic Register (0x02)**

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | FUNCTION  |
|----|----|----|----|----|----|----|----|---|
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | No speaker-diagnostic-created faults, default value |
| –  | –  | –  | –  | –  | –  | –  | 1  | Output short to PVDD is present.                    |
| –  | –  | –  | –  | –  | –  | 1  | –  | Output short to ground is present.                  |
| –  | –  | –  | –  | –  | 1  | –  | –  | Open load is present.                               |
| –  | –  | –  | –  | 1  | –  | –  | –  | Shorted load is present.                            |
| –  | –  | –  | 1  | –  | –  | –  | –  | In a fault condition                                |
| –  | –  | 1  | –  | –  | –  | –  | –  | Performing load diagnostics                         |
| –  | 1  | –  | –  | –  | –  | –  | –  | In mute mode  |
| 1  | –  | –  | –  | –  | –  | –  | –  | In play mode  |

**Table 8. Control Register (0x03)**

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | FUNCTION   |
|----|----|----|----|----|----|----|----|--|
| 0  | 1  | 1  | 1  | 1  | 0  | 0  | 0  | 26-dB gain, switching frequency set to 400 kHz, SpeakerGuard protection circuitry disabled |
| –  | –  | –  | –  | –  | –  | –  | 1  | Switching frequency set to 500 kHz   |
| –  | –  | –  | –  | –  | 1  | 1  | –  | Reserved   |
| –  | –  | 1  | 1  | 0  | –  | –  | –  | SpeakerGuard protection circuitry set to 14-V peak output                                  |
| –  | –  | 1  | 0  | 1  | –  | –  | –  | SpeakerGuard protection circuitry set to 11.8-V peak output                                |
| –  | –  | 1  | 0  | 0  | –  | –  | –  | SpeakerGuard protection circuitry set to 9.8-V peak output                                 |
| –  | –  | 0  | 1  | 1  | –  | –  | –  | SpeakerGuard protection circuitry set to 8.4-V peak output                                 |
| –  | –  | 0  | 1  | 0  | –  | –  | –  | SpeakerGuard protection circuitry set to 7-V peak output                                   |
| –  | –  | 0  | 0  | 1  | –  | –  | –  | SpeakerGuard protection circuitry set to 5.9-V peak output                                 |
| –  | –  | 0  | 0  | 0  | –  | –  | –  | SpeakerGuard protection circuitry set to 5-V peak output                                   |
| 0  | 0  | –  | –  | –  | –  | –  | –  | Gain set to 20 dB  |
| 1  | 0  | –  | –  | –  | –  | –  | –  | Gain set to 32 dB  |
| 1  | 1  | –  | –  | –  | –  | –  | –  | Gain set to 36 dB  |

## 10 Application and Implementation


### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

The device is a mono high-efficiency class-D audio amplifier. Typical use of the device is to amplify an audio input to drive a speaker. The intent of its use is for a bridge-tied load (BTL) application, not for support of a single-ended configuration. This section presents how to use the device in the application, including what external components are necessary and how to connect unused pins.

### 10.2 Typical Application



**Figure 17. TAS5411-Q1 Typical Application Schematic**

## Typical Application (continued)

### 10.2.1 Design Requirements

Use the following for the design requirements:

- **Power Supplies**

The device needs only a single power supply compliant with the recommended operation range. The device is designed to work with either a vehicle battery or regulated power supply such as from a backup battery.

- **Communication**

The device communicates with the system controller with both discrete hardware control pins and with I<sup>2</sup>C. The device is an I<sup>2</sup>C slave and thus requires a master. If a master I<sup>2</sup>C-compliant device is not present in the system, it is still possible to use the device, but only with the default settings. Diagnostic information is limited to the discrete reporting  $\overline{\text{FAULT}}$  pin.

- **External Components**

Table 9 lists the components required for the device.

**Table 9. Supporting Components**

| EVM DESIGNATOR | QUANTITY | VALUE                        | SIZE              | DESCRIPTION                      | USE IN APPLICATION                |
|----------------|----------|------------------------------|-------------------|----------------------------------|-----------------------------------|
| C7             | 1        | 10 $\mu\text{F} \pm 10\%$    | 1206              | X7R ceramic capacitor, 25-V      | Power supply                      |
| C8             | 1        | 330 $\mu\text{F} \pm 20\%$   | 10 mm             | Low-ESR aluminum capacitor, 25-V | Power supply                      |
| C9, C16, C20   | 3        | 1 $\mu\text{F} \pm 10\%$     | 0805              | X7R ceramic capacitor, 25-V      | Analog audio input filter, bypass |
| C10, C14       | 2        | 0.22 $\mu\text{F} \pm 10\%$  | 0603              | X7R ceramic capacitor, 25-V      | Bootstrap capacitors              |
| C11, C17       | 2        | 2.2 $\mu\text{F} \pm 10\%$   | 0805              | X7R ceramic capacitor, 25-V      | Amplifier output filtering        |
| C13, C15       | 2        | 470 pF $\pm 10\%$            | 0603              | X7R ceramic capacitor, 250-V     | Amplifier output snubbers         |
| C6             | 1        | 0.1 $\mu\text{F} \pm 10\%$   | 0603              | X7R ceramic capacitor, 25-V      | Power supply                      |
| C2             | 1        | 2200 pF $\pm 10\%$           | 0603              | X7R ceramic capacitor, 50-V      | Power supply                      |
| C3             | 1        | 0.082 $\mu\text{F} \pm 10\%$ | 0603              | X7R ceramic capacitor, 25-V      | Power supply                      |
| C4, C5         | 2        | 4.7 $\mu\text{F} \pm 10\%$   | 1206              | X7R ceramic capacitor, 25-V      | Power supply                      |
| C12, C18       | 2        | 0.01 $\mu\text{F} \pm 10\%$  | 0603              | X7R ceramic capacitor, 25-V      | Output EMI filtering              |
| L1             | 1        | 10 $\mu\text{H} \pm 20\%$    | 13.5 mm x 13.5 mm | Shielded ferrite inductor        | Power supply                      |
| L2, L3         | 1        | 15 $\mu\text{H} \pm 20\%$    | 7 mm x 7 mm       | Metal alloy inductor             | Amplifier output filtering        |
| R5, R6         | 2        | 49.9 k $\Omega \pm 1\%$      | 0805              | Resistors, 0.125-W               | Analog audio input filter         |
| R4, R7         | 2        | 5.6 $\Omega \pm 5\%$         | 0805              | Resistors, 0.125-W               | Output snubbers                   |

#### 10.2.1.1 Amplifier Output Filtering

Output FETs drive the amplifier outputs in an H-bridge configuration. These transistors are either fully off or on. The result is a square-wave output signal with a duty cycle that is proportional to the amplitude of the audio signal. The amplifier outputs require a low-pass filter to filter out the PWM modulation carrier frequency. People frequently call this filter the L-C filter, due to the presence of an inductive element L and a capacitive element C to make up the 2-pole low-pass filter. The L-C filter attenuates the carrier frequency, reducing electromagnetic emissions and smoothing the current waveform which the load draws from the power supply. See the *Class-D LC Filter Design* application report, [SLOA119](#), for a detailed description on proper component selection and design of an L-C filter based on the desired load and response.

#### 10.2.1.2 Amplifier Output Snubbers

A snubber is an RC network placed at the output of the amplifier to dampen ringing or overshoot on the PWM output waveform. Overshoot and ringing have several negative impacts including: potential EMI sources, degraded audio performance, and overvoltage stress of the output FETs or board components. For more information on the use and design of output snubbers, see the *Class-D Output Snubber Design Guide*, [SLOA201](#).

#### 10.2.1.3 Bootstrap Capacitors

The output stage uses dual NMOS transistors; therefore, the circuit requires bootstrap capacitors for the high side of each output to turn on correctly. The required capacitor connection is from BSTN to OUTN and from BSTP to OUTP as shown in [Figure 17](#).

### 10.2.1.4 Analog Audio Input Filter

The circuit requires an input capacitor to allow biasing of the amplifier put to the proper dc level. The input capacitor and the input impedance of the amplifier form a high-pass filter with a  $-3$ -dB corner frequency determined by the equation:  $f = 1 / (2\pi R_{(i)} C_{(i)})$ , where  $R_{(i)}$  is the input impedance of the device based on the gain setting and  $C_{(i)}$  is the input capacitor value. [Table 10](#) lists largest recommended input capacitor values. Use a capacitor which matches the application need for the lowest frequency but does not exceed the values listed.

**Table 10. Recommended Input AC-Coupling Capacitors**

| GAIN (dB) | TYPICAL INPUT IMPEDANCE (k $\Omega$ ) | INPUT CAPACITANCE ( $\mu$ F) | HIGH-PASS FILTER (Hz) |
|-----------|---------------------------------------|------------------------------|-----------------------|
| 20        | 60                                    | 1                            | 2.7                   |
|           |                                       | 1.5                          | 1.8                   |
| 26        | 30                                    | 1                            | 5.3                   |
|           |                                       | 3.3                          | 1.6                   |
| 32        | 15                                    | 5.6                          | 2.3                   |
| 36        | 9                                     | 10                           | 1.8                   |

## 10.2.2 Detailed Design Procedure

Use the following steps for the design procedure:

1. Hardware Schematic Design: Using the Typical Application Schematic as a guide, integrate the hardware into the system schematic.
2. Following the recommended layout guidelines, integrate the device and its supporting components into the system PCB file.
3. Thermal Design: The device has an exposed thermal pad which requires proper soldering. For more information, see the *Semiconductor and IC Package Thermal Metrics*, [SPRA953](#), and the *PowerPAD Thermally Enhanced Package*, [SLMA002G](#), application reports.
4. Develop software: The EVM User's Guide, [SLOU431](#), has detailed instructions for how to set up the device, interpret diagnostic information, and so forth. For information about control registers, see the [Register Maps](#) section.

### 10.2.2.1 Unused Pin Connections

Even if unused, always connect pins to a fixed rail; do not leave them floating. Floating input pins represent an ESD risk, so adhere to the following guidance for each pin.

#### 10.2.2.1.1 MUTE Pin

If the MUTE pin is unused in the application, connect it to GND through a high-impedance resistor.

#### 10.2.2.1.2 $\overline{\text{STANDBY}}$ Pin

If the  $\overline{\text{STANDBY}}$  pin is unused in the application, connect it to a low-voltage rail such as 3.3 V or 5 V through a high-impedance resistor.

#### 10.2.2.1.3 I<sup>2</sup>C Pins (SDA and SCL)

If there is no microcontroller in the system, use of the device without I<sup>2</sup>C communication is possible. In this situation, connect the SDA and SCL pins to 3.3 V.

#### 10.2.2.1.4 Terminating Unused Outputs

If the  $\overline{\text{FAULT}}$  pin does not report to a system microcontroller in the application, connect it to GND.

#### 10.2.2.1.5 Using a Single-Ended Audio Input

When using a single-ended audio source, ac-ground the negative input through a capacitor equal in value to the input capacitor on the positive input, and apply the audio source to the positive input. For best performance, the ac ground should be at the audio source instead of at the device input if possible.

### 10.2.3 Application Curves

See the graphs listed in [Table 11](#) for the application performance plots.

**Table 11. Table of Graphs**

| GRAPH                                | FIGURE NO.               |
|--------------------------------------|--------------------------|
| Efficiency vs Output Power           | <a href="#">Figure 3</a> |
| THD+N vs Output Power                | <a href="#">Figure 4</a> |
| Output Power vs PVDD                 | <a href="#">Figure 5</a> |
| THD+N vs Frequency                   | <a href="#">Figure 6</a> |
| Noise FFT With –60-dB Output         | <a href="#">Figure 7</a> |
| Noise FFT With 1-W Output            | <a href="#">Figure 8</a> |
| Overcurrent Threshold vs Temperature | <a href="#">Figure 9</a> |

## 11 Power Supply Recommendations

A car battery that can have a large voltage range most commonly provides power for the device. PVDD, a filtered battery voltage, is the supply for the output FETs and the low-side FET gate driver. Good power-supply decoupling is necessary, especially at low voltage and temperature levels. To meet the PVDD specifications in the [Electrical Characteristics](#) section, TI uses 10- $\mu$ F and 0.1- $\mu$ F ceramic capacitors near the PVDD pin along with a larger bulk 330- $\mu$ F electrolytic decoupling capacitor.

An internal linear regulator, which powers the analog circuitry, provides the voltage on the BYP pin. This supply requires an external bypass ceramic capacitor at the BYP pin.

## 12 Layout

### 12.1 Layout Guidelines

The EVM layout optimizes for thermal dissipation and EMC performance. The TAS5411-Q1 device has a thermal pad down, and good thermal conduction and dissipation require adequate copper area. Layout also affects EMC performance. TAS5411Q1EVM illustrations form the basis for the layout discussions.

### 12.2 Layout Examples

#### 12.2.1 Top Layer

The red boxes around number 1 are the copper ground on the top layer. Soldered directly to the thermal pad, this ground is the first significant thermal dissipation needed. There are vias that go to the other layers for further thermal relief, but vias have high thermal resistance. TI recommends that use of this top layer be mostly for thermal dissipation. A further recommendation is short routes from output pins to the second-order LC filter for EMC suppression. The number 2 arrow indicates these short routes. The shorter the distance, the less EMC radiates. A short route from the PVDD pin to the LC filter from the battery or power source, as indicated by the number 3 arrow, also improves EMC suppression. The red box around number 4 indicates the ground plane that is common to both OUTP and OUTN. Place the capacitors of the LC filter in this common ground plane to help with common-mode noise and short ground loops.





Figure 18. Top Layer



**Layout Examples (continued)**

**12.2.2 Second Layer – Signal Layer**


If possible, route the I<sup>2</sup>C and the positive and negative input traces close together and cover with ground plane, keeping the signals from noise.



**Figure 19. Signal Layer**

**12.2.3 Third Layer – Power Layer**

There is no need for a power plane, but TI recommends a wide single PVDD trace to keep the switching noise to a minimum and provide enough current to the device. The wide trace provides a low-impedance path from the power source to the PVDD pin and from the GND pin to the source return. Suppression of switching noise (ripple voltage) on both the positive and return (ground) paths requires a low impedance.



**Figure 20. Power Layer**

## Layout Examples (continued)

### 12.2.4 Bottom Layer – Ground Layer

The device has an exposed thermal pad on the bottom side for improved thermal performance. Conducting heat from the thermal pad to other layers requires thermal vias. Because the bottom layer is the secondary heat exchange surface to ambient, the thermal vias area must have low thermal resistance, that is, no signal vias or traces that can increase thermal resistance from the thermal vias to the bottom copper.




Figure 21. Bottom Layer

## 13 デバイスおよびドキュメントのサポート

### 13.1 デバイス・サポート

#### 13.1.1 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供される場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワークの製品またはサービスの是認の表明を意味するものではありません。

### 13.2 ドキュメントのサポート

#### 13.2.1 関連資料

関連資料については、以下を参照してください。

- 『AN-1737 Class-Dオーディオ・アプリケーションのEMI管理』
- 『Class-D LCフィルタの設計』
- 『Class-D出力スナバ設計ガイド』
- 『オーディオ・パワー・アンプの性能測定ガイドライン』
- 『放熱特性の優れたPowerPADパッケージ』
- 『TAS5411Q1EVM ユーザー・ガイド』
- 『TAS5421-Q1 22Wモノラル車載用デジタル・オーディオ・アンプ、負荷ダンプおよび $\theta_{JC}$ 診断機能付き』

### 13.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 13.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™オンライン・コミュニティ** *TIのE2E ( Engineer-to-Engineer )* コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

**設計サポート** *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 13.5 商標

PowerPAD, SpeakerGuard, E2E are trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 13.6 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

### 13.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバイスに対して提供されている最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| TAS5411QPWPRQ1   | ACTIVE        | HTSSOP       | PWP                | 16   | 2000           | RoHS & Green    | NIPDAU                               | Level-3-260C-168 HR  | -40 to 125   | TAS5411                 | Samples |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TAS5411QPWRQ1 | HTSSOP       | PWP             | 16   | 2000 | 330.0              | 12.4               | 6.9     | 5.6     | 1.6     | 8.0     | 12.0   | Q1            |


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

| Device         | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TAS5411QPWPRQ1 | HTSSOP       | PWP             | 16   | 2000 | 350.0       | 350.0      | 43.0        |



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



NOTES:

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may not be present.





# EXAMPLE BOARD LAYOUT

PWP0016B

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



4218971/A 01/2016

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
9. Size of metal pad may vary due to creepage requirement.

# EXAMPLE STENCIL DESIGN

PWP0016B

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
 EXPOSED PAD  
 100% PRINTED SOLDER COVERAGE BY AREA  
 SCALE:10X

| STENCIL THICKNESS | SOLDER STENCIL OPENING |
|-------------------|------------------------|
| 0.1               | 3.35 X 3.35            |
| 0.125             | 3 X 3 (SHOWN)          |
| 0.15              | 2.74 X 2.74            |
| 0.175             | 2.54 X 2.54            |

4218971/A 01/2016

NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](https://www.ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated