

TCAN1462-Q1 および TCAN14622-Q1 フォルト保護 CAN FD トランシーバ、信号改善機能 (SIC) およびスタンバイ・モード付き

1 特長

- AEC Q100 (グレード 1): 車載アプリケーション認定済み
- ISO 11898-2:2016 および CiA 601-4 規格の要件に適合
- Classical CAN および最大 8Mbps の CAN FD
 - 複雑なトポロジでリングング効果を低減することにより、バス信号をアクティブに改良
 - Classic CAN ネットワークでの使用に対する下位互換性
- V_{IO} レベル・シフト対応: 1.7V~5.5V
- 動作モード
 - 通常モード
 - リモート・ウェイクアップ要求をサポートする、低消費電力スタンバイ・モード
- 無電源時の理想的なパッシブ動作
 - バスおよびロジック端子は高インピーダンス (動作中のバスまたはアプリケーションに無負荷)
 - ホットプラグ対応: バスおよび RXD 出力での、電力オン/オフのグリッチ・フリー動作
 - フローティング論理ピンと低電圧電源条件におけるデバイスの動作を定義
- 保護機能
 - バス・ピンの IEC ESD 保護
 - CAN バスの障害耐性: $\pm 58V$
 - V_{CC} および V_{IO} (V バージョンのみ) 電源端子の低電圧保護
 - TXD ドミナント状態タイムアウト (TXD DTO)
 - サーマル・シャットダウン保護 (TSD)
- SOIC (8)、小型フットプリント SOT23 (8)、自動光学検査 (AOI) 性能を向上させたウェットプル・フランクのリードレス 3mm x 3mm VSON (8) パッケージで供給

2 アプリケーション

- 車載ゲートウェイ
- 先進運転支援システム (ADAS)
- ボディ・エレクトロニクス / 照明
- ハイブリッド、電気、パワートレイン・システム
- 車載インフォテインメントおよびクラスタ

3 概要

TCAN1462-Q1 および TCAN1462V-Q1 は、ISO 11898-2:2016 高速 CAN 仕様と CiA 601-4 信号改善 (SIC) 仕様の物理層の要件を満たす高速 CAN トランシーバです。このデバイスは、ドミナントとリセッブのエッジで信号リングングを低減し、複雑なネットワーク・トポロジで高いスループットを実現します。信号改善機能を活用すると、アプリケーションは 2Mbps、5Mbps、さらに複数の未終端のスタブを持つ大規模ネットワークで動作できるようになり、CAN FD (フレキシブル・データ・レート) の真の利点を抽出することができます。


これらのデバイスは、CiA 601-4 が規定するタイミング仕様を満たしており、通常の CAN FD トランシーバと比較して、はるかに厳密なビット・タイミング対称性を備えています。この結果、より大きなタイミング・ウィンドウを使用して正しいビットをサンプリングし、リングングとビット歪みを本質的に持つ大きく複雑なスター・ネットワークでエラー・フリーの通信を実現できます。

これらのデバイスは、TCAN1046A-Q1 や TCAN1042-Q1 など、8 ピンの CAN FD トランシーバとピン互換です。

デバイス情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
TCAN1462(V)-Q1	SOT-23 (DDF)	2.90mm × 1.60mm
	VSON (DRB)	3.00mm × 3.00mm
	SOIC (D)	4.90mm × 3.91mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。



ブロック概略図



Table of Contents

1 特長.....	1	8.1 Receiving Notification of Documentation Updates.....	4
2 アプリケーション.....	1	8.2 サポート・リソース.....	4
3 概要.....	1	8.3 Trademarks.....	4
4 Revision History.....	2	8.4 Electrostatic Discharge Caution.....	4
5 概要 (続き).....	2	8.5 Glossary.....	4
6 Device Comparison Table.....	2	9 Mechanical, Packaging, and Orderable Information....	4
7 Pin Configurations and Functions.....	3	9.1 Tape and Reel Information.....	5
8 Device and Documentation Support.....	4		

4 Revision History

DATE	REVISION	NOTES
February 2022	*	Initial Revision


5 概要 (続き)

「V」接尾辞付きの TCAN1462-Q1 デバイスには、 V_{IO} ロジック電源ピン経由の内部ロジック・レベル変換が搭載されており、1.8V、3.3V、5V のコントローラと直接接続できます。これらのトランシーバは低消費電力スタンバイ・モードをサポートしており、ISO 11898-2:2016 に定義されたウェイクアップ・パターン (WUP) に準拠した CAN バスによるリモート・ウェイクアップが可能です。このデバイス・ファミリーは、低電圧検出、サーマル・シャットダウン (TSD)、ドライバ・ドミナント・タイムアウト (TXD DTO)、 $\pm 58V$ のバス・フォルト保護などの多くの保護機能も備えています。


6 Device Comparison Table

Device Number	Bus Fault Protection	Low voltage I/O Logic Support on Pin 5	Pin 8 Mode Selection
TCAN1462-Q1	$\pm 58 V$	No	Low Power Standby Mode with Remote Wake
TCAN1462V-Q1	$\pm 58 V$	Yes	

7 Pin Configurations and Functions



Not to scale
图 7-1. SOIC (D) and SOT-23 (DDF) Package, 8 Pin (Top View)



Not to scale
图 7-2. VSON (DRB) Package, 8 Pin (Top View)

表 7-1. Pin Functions

PINS		TYPE	DESCRIPTION
NAME	NO.		
TXD	1	Digital Input	CAN transmit data input, integrated pull-up
GND	2	GND	Ground connection
V _{CC}	3	Supply	5 V supply voltage
RXD	4	Digital Output	CAN receive data output, tristate when powered off
V _{IO}	5	Supply	Logic supply voltage
NC		--	No Connect (not internally connected); Devices without V _{IO}
CANL	6	Bus IO	Low-level CAN bus input/output line
CANH	7	Bus IO	High-level CAN bus input/output line
STB	8	Digital Input	Standby mode control input, integrated pull-up
Thermal Pad (VSON only)	—	—	Electrically connected to GND, connect the thermal pad to the printed circuit board (PCB) ground plane for thermal relief

8 Device and Documentation Support

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の [使用条件](#) を参照してください。

8.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


8.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.


9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

9.1 Tape and Reel Information




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCAN1462DRQ1	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q2
TCAN1462VDRQ1	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q2
TCAN1462DDFRQ1	SOT-23	DDF	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q1
TCAN1462VDDFRQ1	SOT-23	DDF	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q1
TCAN1462DRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TCAN1462VDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2

ADVANCE INFORMATION

TAPE AND REEL BOX DIMENSIONS



ADVANCE INFORMATION


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCAN1462DRQ1	SOIC	D	8	2500	340.5	336.1	25.0
TCAN1462VDRQ1	SOIC	D	8	2500	340.5	336.1	25.0
TCAN1462DDFRQ1	SOT-23	DDF	8	3000	210.0	185.0	210.0
TCAN1462VDDFRQ1	SOT-23	DDF	8	3000	210.0	185.0	210.0
TCAN1462DRBRQ1	SON	DRB	8	3000	346.0	346.0	35.0
TCAN1462VDRBRQ1	SON	DRB	8	3000	346.0	346.0	35.0



D0008B

PACKAGE OUTLINE
SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006$ [0.15], per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.


EXAMPLE BOARD LAYOUT

D0008B

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

ADVANCE INFORMATION



NOTES: (continued)


- Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008B

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

ADVANCE INFORMATION




DRB0008F

PACKAGE OUTLINE
VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

ADVANCE INFORMATION



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


www.ti.com

EXAMPLE BOARD LAYOUT

DRB0008F

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

www.ti.com


ADVANCE INFORMATION

EXAMPLE STENCIL DESIGN

DRB0008F

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
82% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4222121/C 10/2016

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com

ADVANCE INFORMATION




PACKAGE OUTLINE

DDF0008A

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

ADVANCE INFORMATION


EXAMPLE BOARD LAYOUT

DDF0008A

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE

ADVANCE INFORMATION



NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DDF0008A

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

ADVANCE INFORMATION

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TCAN1462DRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1462	Samples
TCAN1462DRQ1	ACTIVE	SOIC	D	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1462	Samples
TCAN1462VDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1462V	Samples
TCAN1462VDRQ1	ACTIVE	SOIC	D	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1462V	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DRB 8

GENERIC PACKAGE VIEW


VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


4203482/L




4225036/A 06/2019

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X




SOLDER MASK DETAILS

4225036/A 06/2019

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
 81% PRINTED COVERAGE BY AREA
 SCALE: 20X

4225036/A 06/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated