





**TDP20MB421** 





JAJSUY2 - JULY 2024

# TDP20MB421 2:1 MUX 搭載 DisplayPort 2.1 24Gbps 4 チャネル リニア リドライ バ

# 1 特長

- 4 チャネル DisplayPort 2.1 リニア リドライバ / リピー タ、2:1 MUX 内蔵
- 最大 20Gbps の Embedded DisplayPort (eDP) およ び DisplayPort 2.1 をサポート - RBR、HBRx、 **UHBRx**
- 最大 24Gbps の DP++ (AC 結合 HDMI とも呼ぶ) を サポート
- 最大 24Gbps の AC 結合インターフェイスをサポート する、プロトコルに依存しないリニア イコライザ
- 3.3V 単一電源
- 4 チャネル動作用 720mW 低起動消費電力
- 20Gbps (10Ghz ナイキスト) での優れた電気的性能:
  - 19dB のイコライゼーション
  - 1.8V DC の直線性、1.08V AC の直線性
  - -15dB/-16dB Rx/Tx 反射損失
  - -60dB の NEXT、-43dB の FEXT クロストーク
  - PRBS データによる 70fs の低付加 RJ
- 短いレイテンシ: 90ps
- DisplayPort 1.4 および 2.1 リンクトレーニングに対し て透過的
- ピン制御または SMBus/I<sup>2</sup>C によるデバイス構成
  - 18 個の EQ ブースト設定、5 個のフラット ゲイン設
- 温度範囲:-40℃~85℃
- 3.5mm × 9mm 42 ピン、0.5mm ピッチの WQFN パッ ケージ

# 2 アプリケーション

- デスクトップ PC とマザーボード
- PC、ノートPC、タブレット
- ドッキング・ステーション
- TV、ゲーム、ホームシアター、およびエンターテインメ
- 業務用オーディオ、ビデオ、サイネージ
- 試験および測定機器
- 医療用
- フラット パネル モニタ

### 3 概要

TDP20MB421 は、2:1 MUX を内蔵した 4 チャネルのリ ニア リドライバ です。この低消費電力高性能リニア リドラ イバは、最大 20Gbps の DisplayPort 2.1 をサポートする よう設計されています。


TDP20MB421 のレシーバは、連続時間リニア イコライザ (CTLE)を搭載し、プログラマブルな高周波数での昇圧を 実現しています。イコライザは、相互接続媒体 (例:PCB 配線) に起因する符号間干渉 (ISI) によって完全に閉じた 入力アイ パターンを開きます。 CTLE レシーバにはリニア 出力ドライバが接続されています。TDP20MB421 のリニ ア データ パスは、送信プリセットの特性を維持します。 高 帯域幅で、チャネル間クロストークが少なく、付加ジッタが 小さく、反射損失特性が非常に優れた本デバイスは、リン ク内でほとんど受動素子のように振舞います。DisplayPort リンクのトレーニングは、ソース Tx とシンク Rx の間でパッ シブ チャネルの一部となるデバイスを使用して効果的に 行われます。リンクトレーニング プロトコルのデバイス透過 性は、最良の電気的リンクと最短のレイテンシをもたらしま す。本デバイスのデータパスは、基板上の電源ノイズに対 して高い耐性を示す内部的に安定化された電源レールを 使用しています。

TDP20MB421 は、量産時に高速テストを実施しており、 信頼性の高い大量生産に対応しています。また、本デバ イスは AC および DC ゲインの変動が小さいため、大容量 プラットフォームを展開する際の一貫したイコライゼーショ ンにも対応しています。

### パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	パッケージ サイズ <sup>(2)</sup>
TDP20MB421	RUA (WQFN, 42)	9mm × 3.5mm

- 詳細については、セクション 10 を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



アプリケーション使用事例



# **Table of Contents**

1 特長	1
2 アプリケーション	1
3 概要	
4 Pin Configuration and Functions	
5 Specifications	
5.1 Absolute Maximum Ratings	
5.2 ESD Ratings	
5.3 Recommended Operating Conditions	6
5.4 Thermal Information	<mark>7</mark>
5.5 DC Electrical Characteristics	<mark>7</mark>
5.6 High-Speed Electrical Characteristics	<b>8</b>
5.7 SMBUS/I2C Timing Characteristics	
5.8 Typical Characteristics	10
6 Detailed Description	11
6.1 Overview	
6.2 Functional Block Diagram	11
6.3 Feature Description	

6.4 Device Functional Modes	13
6.5 Programming	13
7 Application and Implementation	17
7.1 Application Information	17
7.2 Typical Applications	17
7.3 Power Supply Recommendations	19
7.4 Layout	19
8 Device and Documentation Support	21
8.1ドキュメントの更新通知を受け取る方法	21
8.2 サポート・リソース	21
8.3 Trademarks	21
8.4 静電気放電に関する注意事項	21
8.5 用語集	21
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	21

# **4 Pin Configuration and Functions**




図 4-1. RUA Package, 42-Pin WQFN (Top View)

3

Product Folder Links: TDP20MB421



## 表 4-1. Pin Functions

P	IN	TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
MODE	41	I, 5-level	Sets device control configuration modes. The 5-level IO pin is defined in 表 6-1. The pin is used at device power up or in normal operation mode.  L0: Pin Mode – device control configuration is done solely by strap pins.  L1 or L2: SMBus/I²C Mode – device control configuration is done by an external controller with SMBus/I²C primary. This pin along with ADDR pin set the secondary address of the device.  L3 and L4 (Float): RESERVED – TI internal test modes.
EQ0 /ADDR	40	I, 5-level	In Pin Mode:
EQ1	20	I, 5-level	The EQ0 and EQ1 pins sets receiver linear equalization CTLE (AC gain) for all channels according to 表 6-2. These pins are sampled at device power up only. In SMBus/I <sup>2</sup> C Mode:  The ADDR pin in conjunction with the MODE pin sets SMBus / I <sup>2</sup> C secondary address according to 表 6-4. The pin is sampled at device power-up only.
GAIN /SDA	1	I, 5-level / IO	In Pin Mode: Flat gain (broadband gain – DC and AC) from the input to the output of the device for all channels. The device also provides AC (high frequency) gain in the form of equalization controlled by EQ pins or SMBus/I²C registers. The pin is sampled at device power up only.  In SMBus/I²C Mode: 3.3V SMBus/I²C data. External pullup resistor such as 4.7 kΩ required for operation.
GND	EP, 2, 6, 9, 12, 16, 21, 30, 39	Р	Ground reference for the device. EP: the Exposed Pad at the bottom of the QFN package. The EP is used as the GND return for the device. Connect the EP to one or more ground planes through the low resistance path. A via array provides a low impedance path to GND. The EP also improves thermal dissipation.
PD	18	I, 3.3V LVCMOS	2-level logic controlling the operating state of the redriver. Active in both <i>Pin Mode</i> and <i>SMBus/l</i> <sup>2</sup> <i>C Mode</i> . The pin has a weak 1MkΩ internal pulldown resistor. High: power down for all channels Low: power up, normal operation for all channels
TEST /SCL	42	I, 5-level / IO	In <i>Pin Mode:</i> TI Test mode. Use external 1kΩ pulldown resistor instead. In <i>SMBus/l</i> <sup>2</sup> <i>C Mode:</i> 3.3V SMBus/l <sup>2</sup> C clock. External pullup resistor such as 4.7kΩ required for operation.
RXA3P	37	I	Inverting differential RX input – Port A, Channel 3.
RXA3N	38	I	Noninverting differential RX input – Port A, Channel 3.
RXA2P	33	I	Inverting differential RX input – Port A, Channel 2.
RXA2N	34	I	Noninverting differential RX input – Port A, Channel 2.
RXA1P	28	I	Inverting differential RX input – Port A, Channel 1.
RXA1N	29	I	Noninverting differential RX input – Port A, Channel 1.
RXA0P	24	I	Inverting differential RX input – Port A, Channel 0.
RXA0N	25	I	Noninverting differential RX input – Port A, Channel 0.
RXB3P	35	I	Inverting differential RX input – Port B, Channel 3.
RXB3N	36	I	Noninverting differential RX input – Port B, Channel 3.
RXB2P	31	I	Inverting differential RX input – Port B, Channel 2.
RXB2N	32	I	Noninverting differential RX input – Port B, Channel 2.
RXB1P	26	I	Inverting differential RX input – Port B, Channel 1.
RXB1N	27	I	Noninverting differential RX input – Port B, Channel 1.
RXB0P	22	I	Inverting differential RX input – Port B, Channel 0.
RXB0N	23	I	Noninverting differential RX input – Port B, Channel 0.



# 表 4-1. Pin Functions (続き)

PIN		TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
SEL	17	I, 3.3V LVCMOS	Selects the mux path. Active in both <i>Pin Mode</i> and <i>SMBus/l</i> <sup>2</sup> <i>C Mode</i> . The pin has a weak internal pulldown resistor. Exercise the SEL pin in system implementations for mux selection between Port A vs Port B.  L: Port A selected.  H: Port B selected.	
TX3P	4	0	Inverting differential TX output, Channel 3.	
TX3N	3	0	Noninverting differential TX output, Channel 3.	
TX2P	8	0	Inverting differential TX output, Channel 2.	
TX2N	7	0	Noninverting differential TX output, Channel 2.	
TX1P	11	0	Inverting differential TX output, Channel 1.	
TX1N	10	0	Noninverting differential TX output, Channel 1.	
TX0P	15	0	Inverting differential TX output, Channel 0.	
TX0N	14	0	Noninverting differential TX output, Channel 0.	
RSVD3	19	0	TI internal test pin. Keep no connect.	
VCC	5, 13	Р	Power supply, VCC = $3.3V \pm 10\%$ . Connect the VCC pins on this device through a low-resistance path to the board VCC plane.	

<sup>(1)</sup> I = input, O = output, P = power, GND = ground

5

English Data Sheet: SNLS766

Product Folder Links: TDP20MB421



# **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
VCC <sub>ABSMAX</sub>	Supply voltage (VCC)	-0.5	4.0	V
VIO <sub>CMOS,ABSMAX</sub>	3.3V LVCMOS and open drain I/O voltage	-0.5	4.0	V
VIO <sub>5LVL,ABSMAX</sub>	5-level input I/O voltage	-0.5	2.75	V
VIO <sub>HS-RX,ABSMAX</sub>	High-speed I/O voltage (RXnP, RXnN)	-0.5	3.2	V
VIO <sub>HS-TX,ABSMAX</sub>	High-speed I/O voltage (TXnP, TXnN)	-0.5	2.75	V
$T_{J,ABSMAX}$	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature range	-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Rating may cause permanent device damage. Absolute Maximum Rating do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Condition. If used outside the Recommended Operating Condition but within the Absolute Maximum Rating, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 5.2 ESD Ratings

			VALUE	UNIT
V	/ <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Liectiostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±500	V

JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2kV
may actually have higher performance.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
vcc	Supply voltage, VCC to GND	DC plus AC power must not exceed these limits	3.0	3.3	3.6	V
		DC to <50 Hz, sinusoidal <sup>(1)</sup>			250	mVpp
		50 Hz to 500 kHz, sinusoidal <sup>(1)</sup>			100	mVpp
N <sub>VCC</sub>	Supply noise tolerance	500 kHz to 2.5MHz, sinusoidal <sup>(1)</sup>			33	mVpp
		Supply noise, >2.5MHz, sinusoidal <sup>(1)</sup>			10	mVpp
T <sub>RampVCC</sub>	VCC supply ramp time	From 0V to 3.0V	0.150		100	ms
TJ	Operating junction temperature		-40		115	°C
T <sub>A</sub>	Operating ambient temperature		-40		85	°C
PW <sub>LVCMOS</sub>	Minimum pulse width required for the device to detect a valid signal on LVCMOS inputs	PD and SEL	200			μs
VCC <sub>SMBUS</sub>	SMBus/I <sup>2</sup> C SDA and SCL open drain termination voltage	Supply voltage for open drain pullup resistor			3.6	V
F <sub>SMBus</sub>	SMBus/I <sup>2</sup> C clock (SCL) frequency in SMBus secondary mode		10		400	kHz
VID <sub>LAUNCH</sub>	Source differential launch amplitude		800		1200	mVpp
DR	Data rate		1		24	Gbps

<sup>1)</sup> Sinusoidal noise is superimposed to supply voltage with negligible impact to device function and critical performance, as shown in the Electrical Table. Take steps to ensure the combined AC plus DC supply noise meets the specified VDD supply voltage limits.

<sup>(2)</sup> JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



## **5.4 Thermal Information**

	THERMAL METRIC(1)	TDP20MB421	UNIT
	I TERMAL METRIC	RUA, 42 Pins	UNII
R <sub>0JA-High K</sub>	Junction-to-ambient thermal resistance	26.1	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	14.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	8.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	8.6	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.6	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

## 5.5 DC Electrical Characteristics

over operating free-air temperature and voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power					<u> </u>	
P <sub>ACT</sub>	Device active power	All channels enabled (PD = L)		720	970	mW
P <sub>STBY</sub>	Device power consumption in standby power mode	All channels disabled (PD = H)		23	36	mW
Control IO					'	
V <sub>IH</sub>	High level input voltage	SDA, SCL, PD, SEL pins	2.1			V
V <sub>IL</sub>	Low level input voltage	SDA, SCL, PD, SEL pins			1.08	V
V <sub>OH</sub>	High level output voltage	$R_{\text{pullup}} = 4.7 \text{k}\Omega \text{ (SDA, SCL pins)}$	2.1			V
V <sub>OL</sub>	Low level output voltage	I <sub>OL</sub> = -4mA (SDA, SCL pins)			0.4	V
I <sub>IH,SEL</sub>	Input high leakage current for SEL pins	V <sub>Input</sub> = VCC, for SEL pin			100	μΑ
I <sub>IH</sub>	Input high leakage current	V <sub>Input</sub> = VCC (SCL, SDA, PD pins)			10	μA
I <sub>IL</sub>	Input low leakage current	V <sub>Input</sub> = 0V (SCL, SDA, PD, SEL pins)	-10			μA
I <sub>IH,FS</sub>	Input high leakage current for fail safe input pins	V <sub>Input</sub> = 3.6V, VCC = 0V (SCL, SDA, PD, SEL pins)			200	μΑ
C <sub>IN-CTRL</sub>	Input capacitance	SCL, SDA, PD, SEL pins		1.6		pF
5 Level IOs (	MODE, GAIN, EQ1, EQ0, pins)					
I <sub>IH_5L</sub>	Input high leakage current, 5 level IOs	VIN = 2.5V			10	μA
I <sub>IL_5L</sub>	Input low leakage current for all 5 level IOs except MODE	VIN = GND	-10			μΑ
I <sub>IL_5L,MODE</sub>	Input low leakage current for MODE pin	VIN = GND	-200			μA
Receiver					<u> </u>	
V <sub>RX-DC-CM</sub>	RX DC common-mode voltage	Device is in an active or standby state		1.4		V
Z <sub>RX-DC</sub>	Rx DC single-ended impedance			50		Ω
Z <sub>RX-HIGH-IMP-</sub> DC-POS	DC input CM input impedance during Reset or power-down	Inputs are at V <sub>RX-DC-CM</sub> voltage	20	,		kΩ
Transmitter					'	
Z <sub>TX-DIFF-DC</sub>	DC differential Tx impedance	Impedance of Tx during active signaling, VID, diff = 1Vpp		100		Ω
V <sub>TX-DC-CM</sub>	Tx DC common-mode voltage			1.0		V
I <sub>TX-SHORT</sub>	Tx short-circuit current	Total current the Tx supplies when shorted to GND		70		mA

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信



# **5.6 High-Speed Electrical Characteristics**

over operating free-air temperature and voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Receiver					
		50MHz to 1.25GHz	-22		dB
		1.25GHz to 2.5GHz	-22		dB
RL <sub>RX-DIFF</sub>	Input differential return loss	2.5GHz to 4.0GHz	-22		dB
		4.0GHz to 8.0GHz	-16		dB
		8.0GHz to 12GHz	-12		dB
		50MHz to 2.5GHz	-20		dB
RL <sub>RX-CM</sub>	Input common-mode return loss	2.5GHz to 8.0GHz	-14		dB
		8.0GHz to 12GHz	-10		dB
XT <sub>RX</sub>	Receive-side pair-to-pair isolation	Pair-to-pair isolation (SDD21) between two adjacent receiver pairs from 10MHz to 10GHz.	-60		dB
Transmitter					
V <sub>TX-AC-CM-PP</sub>	Tx AC peak-to-peak common mode voltage	Measured with lowest EQ, GAIN = L4; PRBS7, 20Gbps, over at least 10 <sup>6</sup> bits using a bandpass filter from 30kHz to 500MHz		50	mVpp
		50MHz to 1.25GHz	-22		dB
	Output differential return loss	1.25GHz to 2.5GHz	-22		dB
RL <sub>TX-DIFF</sub>		2.5GHz to 4.0GHz	-21		dB
		4.0GHz to 8.0GHz	-15		dB
		8.0GHz to 12GHz	-12		dB
		50MHz to 2.5GHz	-16		dB
RL <sub>TX-CM</sub>	Output common-mode return loss	2.5GHz to 8.0GHz	-12		dB
		8.0GHz to 12GHz	-11		dB
XT <sub>TX</sub>	Transmit-side pair-to-pair isolation	Minimum pair-to-pair isolation (SDD21) between two adjacent transmitter pairs from 10MHz to 10GHz.	-60		dB
Device data p	path				
T <sub>PLHD/PHLD</sub>	Input-to-output latency (propagation delay) through a data channel	For either low-to-high or high-to-low transition.	90	130	ps
L <sub>TX-SKEW</sub>	Lane-to-lane output skew	Between any two lanes within one transmitter.		20	ps
T <sub>RJ-DATA</sub>	Additive random jitter with data	Jitter through redriver minus the calibration trace. 20Gbps PRBS15. 800mVpp-diff input swing.	70		fs
JITTER <sub>TOTAL</sub> -	Additive total jitter with data	Jitter through redriver minus the calibration trace. 20Gbps PRBS15. 800mVpp-diff input swing.	1.0		ps
		Minimum EQ, GAIN1/0=L0	-5.6		dB
		Minimum EQ, GAIN1/0=L1	-3.8		dB
FLAT-GAIN	Broadband DC and AC flat gain - input to output, measured at DC	Minimum EQ, GAIN1/0=L2	-1.2		dB
	to surput, mousurou at DO	Minimum EQ, GAIN1/0=L3	2.6		dB
		Minimum EQ, GAIN1/0=L4 (Float)	0.6		dB
EQ-MAX <sub>16G</sub>	EQ boost at maximum setting (EQ INDEX = 19)	AC gain at 10GHz relative to gain at 100MHz.	19		dB

Copyright © 2024 Texas Instruments Incorporated

# 5.6 High-Speed Electrical Characteristics (続き)

over operating free-air temperature and voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
LINEARITY- DC	Output DC linearity	at 0dB flat gain		1700		mVpp
LINEARITY- AC	Output AC linearity at 20Gbps	at 0dB flat gain		1050		mVpp

# **5.7 SMBUS/I2C Timing Characteristics**


over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Secondary	/ Mode					
t <sub>SP</sub>	Pulse width of spikes which must be suppressed by the input filter				50	ns
t <sub>HD-STA</sub>	Hold time (repeated) START condition the first clock pulse is generated after this period		0.6			μs
$t_{LOW}$	LOW period of the SCL clock		1.3			μs
T <sub>HIGH</sub>	HIGH period of the SCL clock		0.6			μs
t <sub>SU-STA</sub>	Setup time for a repeated START condition		0.6			μs
t <sub>HD-DAT</sub>	Data-hold time		0			μs
T <sub>SU-DAT</sub>	Data-setup time		0.1			μs
t <sub>r</sub>	Rise time of both SDA and SCL signals	Pullup resistor = 4.7kΩ, Cb = 10pF		120		ns
t <sub>f</sub>	Fall time of both SDA and SCL signals	Pullup resistor = 4.7kΩ, Cb = 10pF		2		ns
t <sub>SU-STO</sub>	Setup time for STOP condition		0.6			μs
t <sub>BUF</sub>	Bus-free time between a STOP and START condition		1.3			μs
t <sub>VD-DAT</sub>	Data valid time				0.9	μs
t <sub>VD-ACK</sub>	Data valid acknowledge time				0.9	μs
C <sub>b</sub>	Capacitive load for each bus line			,	400	pF



# **5.8 Typical Characteristics**

☑ 5-1 shows typical EQ gain curves versus frequency for different EQ settings. ☑ 5-2 shows EQ gain variation over temperature for maximum EQ setting of 19.



www.ti.com/ja-jp

## 6 Detailed Description


### 6.1 Overview

The TDP20MB421 is a 4-channel linear redriver with an integrated 2:1 MUX. The low-power, high-performance linear repeater or redriver supports DisplayPort data rates up to UHBR20. The device is a protocol agnostic linear redriver that can operate for other AC-coupled interface up to 20Gbps.

The signal channels of the TDP20MB421 operate independently. Each channel includes a continuous time linear equalizer (CTLE) and a linear output driver, which together compensate for a lossy transmission channel between the source transmitter and the final receiver. The linearity of the data path is designed to preserve transmit equalization while keeping the equalization of the DisplayPort receiver effective.

The TDP20MB421 is configurable in two ways. In Pin Mode, the device control configuration is done solely by strap pins. Pin mode is designed for many system implementation needs. SMBus/I2C Secondary Mode provides greater flexibility. SMBus/I2C Secondary Mode requires an external SMBus/I2C primary device to configure the TDP20MB421 though writing to its secondary address.

## 6.2 Functional Block Diagram





### **6.3 Feature Description**

### 6.3.1 5-Level Control Inputs

The TDP20MB421 has four 5-level inputs pins (EQ1, EQ0, GAIN, and MODE) that control the configuration of the device. These 5-level inputs use a resistor divider to set the five valid levels and provide a wider range of control settings. External resistors must have a tolerance of at least 10%. The EQ0, EQ1, and GAIN pins are sampled at power up only. The MODE pin can be exercised at device power up or in normal operation mode.

表 6-1. 5-Level Control Pin Settings

LEVEL	SETTING
LO	1kΩ to GND
L1	8.25kΩ to GND
L2	24.9kΩ to GND
L3	75kΩ to GND
L4	F (Float)

### 6.3.2 Linear Equalization

The TDP20MB421 receivers feature a continuous time linear equalizer (CTLE) that applies high-frequency boost and low-frequency attenuation to equalize the frequency-dependent insertion loss effects of a passive channel. The receivers implement a 2-stage linear equalizer for a wide range of equalization capability. The equalizer stages also provide flexibility to make subtle modifications to the mid-frequency boost for the best EQ-gain profile match with a wide range of channel media characteristics. The control feature of the EQ profile is only available in SMBus/I<sup>2</sup>C Mode. In Pin Mode, the settings are optimized for FR4 traces.

表 6-2 shows available equalization boost through EQ control pins or SMBus/I<sup>2</sup>C registers. In Pin Control mode, EQ1 and EQ0 pins set the equalization boost for all channels. In I<sup>2</sup>C Mode, individual channels can be independently programmed for an EQ boost.

表 6-2. Equalization Control Settings

	EQUALIZATION SETTING						
	Pin mode			SMBus/I	<sup>2</sup> C Mode		
EQ INDEX	EQ1	EQ0	eq_stage1_3:0	eq_stage2_2:0	eq_profile_3:0	eq_stage1_bypass	at 10 GHz
0	L0	L0	0	0	0	1	4.0
1	L0	L1	1	0	0	1	5.0
2	L0	L2	3	0	0	1	7.0
5	L1	L0	0	0	1	0	8.0
6	L1	L1	1	0	1	0	9.0
7	L1	L2	2	0	1	0	9.5
8	L1	L3	3	0	3	0	10.0
9	L1	L4	4	0	3	0	11.0
10	L2	L0	5	1	7	0	12.0
11	L2	L1	6	1	7	0	12.5
12	L2	L2	8	1	7	0	13.5
13	L2	L3	10	1	7	0	14.5
14	L2	L4	10	2	15	0	15.0
15	L3	L0	11	3	15	0	15.5

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SNLS766



表 6-2.	Equalization	Control	Settings	(続き)
--------	--------------	---------	----------	------

	EQUALIZATION SETTING						
	Pin r	iode		SMBus/I	<sup>2</sup> C Mode		
EQ INDEX	EQ1	EQ0	eq_stage1_3:0	eq_stage2_2:0	eq_profile_3:0	eq_stage1_bypass	at 10 GHz
16	L3	L1	12	4	15	0	16.5
17	L3	L2	13	5	15	0	17.0
18	L3	L3	14	6	15	0	18.0
19	L3	L4	15	7	15	0	19.0

#### 6.3.3 Flat Gain

The GAIN pin can be used to set the overall datapath for the flat gain (broadband gain including high frequency) of the TDP20MB421 when the device is in Pin Mode. The pin GAIN sets the Flat-Gain for all channels. Each channel is independently set in I2C Mode. 表 6-3 shows the configuration settings for flat gain control. The default recommendation for most systems is GAIN = L4 (float) because it provides a flat gain of 0dB.

Set the flat gain and equalization of the TDP20MB421 so that the output signal swing at DC and high frequency does not exceed the DC and AC linearity ranges of the devices.

表 6-3. Flat Gain Configuration Settings

Pin Mode GAIN	l <sup>2</sup> C Mode flat_gain_2:0	Flat Gain
LO	0	-5.6dB
L1	1	-3.8dB
L2	3	-1.2dB
L3	7	+2.6dB
L4 (float)	5	+0.6dB (default recommendation)

### **6.4 Device Functional Modes**

#### 6.4.1 Active Mode

The TDP20MB421 is in normal operation. In this mode, the system drives the PD pin low and the TDP20MB421 redrives and equalizes RX signals to provide better signal integrity.

#### 6.4.2 Standby Mode

The TDP20MB421 is in standby mode invoked by PD pin = H. In this mode, the device conserves power in standby mode

### 6.5 Programming

### 6.5.1 Pin Mode

The pin-strap pins fully configure the TDP20MB421. In this mode, the device uses 2-level and 5-level pins for device control and optimum settings for signal integrity.

### 6.5.2 SMBUS/I<sup>2</sup>C Register Control Interface

If MODE = L2 (SMBus /  $I^2$ C secondary control mode), the TDP20MB421 is configured for best signal integrity through a standard I<sup>2</sup>C or SMBus interface operates up to 400kHz. Pin strap settings determines the secondary address of the TDP20MB421 on the ADDR and MODE pins. 表 6-4 provides the eight possible secondary addresses (7-bit) for each channel banks of the device. In SMBus and I2C modes, the SCL and SDA pins

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

13



connect to a 3.3V supply through a pullup resistor. The value of the resistor depends on the total bus capacitance.  $4.7k\Omega$  is a good first approximation for a bus capacitance of 10pF.

表 6-4. SMBUS/I2C Secondary	Address Settings
----------------------------	------------------

MODE	ADDR	7-bit Secondary Address Channels 2-3	7-bit Secondary Address Channels 0-1
L1	LO	0x18	0x19
L1	L1	0x1A	0x1B
L1	L2	0x1C	0x1D
L1	L3	0x1E	0x1F
X	L4	Reserved	Reserved
L2	LO	0x20	0x21
L2	L1	0x22	0x23
L2	L2	0x24	0x25
L2	L3	0x26	0x27

The TDP20MB421 has two types of registers:

- **Shared Registers:** These registers are accessible at any time and are used for device-level configuration, status read back, control, and to read the device ID information.
- Channel Registers: These registers control and configure specific features for each channel. All channels have the same register set and can be configured independently or as a group through broadcast writes to Bank 0 or 1.

The TDP20MB421 features two banks of channels, Bank 0 (Channels 2-3) and Bank 1 (Channels 0-1), each feature a separate register set and require a unique SMBus secondary address.

Channel Registers Base Address	Channel Bank 0 Access	Channel Bank 1 Access
0x00	Channel 3 registers	Channel 1 registers
0x20	Channel 3 registers	Channel 1 registers
0x40	Channel 2 registers	Channel 0 registers
0x60	Channel 2 registers	Channel 0 registers
0x80	Broadcast write channel Bank 0 registers, read channel 3 registers	Broadcast write channel Bank 1 registers, read channel 1 registers
0xE0	Bank 0 Share registers	Bank 1 Share registers

### 6.5.2.1 Shared Registers

### 表 6-5. General Registers (Offset = 0xE2)

Bit	Field	Туре	Reset	Description
7	RESERVED	R	0x0	Reserved
6	rst_i2c_regs	R/W/SC	0x0	Device reset control: Reset all I2C registers to default values (self-clearing).
5	rst_i2c_mas	R/W/SC	0x0	Reset I <sup>2</sup> C Primary (self-clearing).
4-0	RESERVED	R	0x0000	Reserved

## 表 6-6. DEVICE\_ID0 Register (Offset = 0xF0)

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R	0x0001	Reserved
3	device_id0_3	R	0x1	Device ID0 [3:1]: 101
2	device_id0_2	R	0x0	see MSB

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SNLS766







# 表 6-6. DEVICE\_ID0 Register (Offset = 0xF0) (続き)

Bit	Field	Туре	Reset	Description
1	device_id0_1	R	0x1	see MSB
0	RESERVED	R	X	Reserved

# 表 6-7. DEVICE\_ID1 Register (Offset = 0xF1)

Bit	Field	Туре	Reset	Description
7	device_id[7]	R	0x0	Device ID 0010 1000: TDP20MB421
6	device_id[6]	R	0x0	see MSB
5	device_id[5]	R	0x1	see MSB
4	device_id[4]	R	0x0	see MSB
3	device_id[3]	R	0x1	see MSB
2	device_id[2]	R	0x0	see MSB
1	device_id[1]	R	0x0	see MSB
0	device_id[0]	R	0x1	see MSB

15

Product Folder Links: TDP20MB421



### 6.5.2.2 Channel Registers

# 表 6-8. EQ Gain Control Register (Channel Register Base + Offset = 0x01)

Bit	Field	Туре	Reset	Description
7	eq_stage1_bypass	R/W	0x0	Enable EQ stage 1 bypass:
				0: Bypass disabled
				1: Bypass enabled
6	eq_stage1_3	R/W	0x0	EQBoost stage 1 control
5	eq_stage1_2	R/W	0x0	See 表 6-2 for details
4	eq_stage1_1	R/W	0x0	
3	eq_stage1_0	R/W	0x0	
2	eq_stage2_2	R/W	0x0	EQ Boost stage 2 control
1	eq_stage2_1	R/W	0x0	See 表 6-2 for details
0	eq_stage2_0	R/W	0x0	

# 表 6-9. EQ Gain / Flat Gain Control Register (Channel Register Base + Offset = 0x03)

Bit	Field	Туре	Reset	Description
7	RESERVED	R	0x0	Reserved
6	eq_profile_3	R/W	0x0	EQ mid-frequency boost profile
5	eq_profile_2	R/W	0x0	See 表 6-2 for details
4	eq_profile_1	R/W	0x0	
3	eq_profile_0	R/W	0x0	
2	flat_gain_2	R/W	0x1	Flat gain select:
1	flat_gain_1	R/W	0x0	See 表 6-3 for details
0	flat_gain_0	R/W	0x1	

# 表 6-10. PD Override Register (Channel Register Base + Offset = 0x05)

Bit	Field	Туре	Reset	Description
7	device_en_override	R/W	0x0	Enable power down overrides through SMBus/I <sup>2</sup> C  0: Manual override disabled  1: Manual override enabled
6-0	device_en	R/W	0x111111	Manual power down of redriver various blocks – gated by device_en_override = 1 111111: All blocks are enabled 000000: All blocks are disabled

Product Folder Links: TDP20MB421

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

# 7 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers must validate and test their design implementation to confirm system functionality.

### 7.1 Application Information

The TDP20MB421 is a high-speed linear repeater with an integrated 2:1 MUX. The device extends the reach of differential channels impaired by loss from transmission media like PCBs and cables. The TDP20MB421 can be deployed in a variety of different systems. The following sections outline typical applications and their associated design considerations.

## 7.2 Typical Applications

The TDP20MB421 is a linear redriver that can be used as DisplayPort mainlink signal conditioner. The device can be used in a wide range of AC coupled interfaces.

### 7.2.1 DP 2.1 Mainlink Signal Conditioning

There are many applications for the TDP20MB421, including use in a PC motherboard, docking station, or monitor, to boost the DisplayPort mainlink signals, increasing the reach of the source and sink channel. The following sections outline the detailed procedures and design requirements for a typical DP 2.1 application. However, the design recommendations can be used in other use cases.

### 7.2.1.1 Design Requirements

As with any high-speed design, there are many factors influencing the overall performance. The following list indicates the critical areas to consider during the design process:

- Use 85Ω impedance traces. Perform length matching on the P and N traces on the single-ended segments of the differential pair.
- Use a uniform trace width and spacing for differential pairs.
- Place AC-coupling capacitors near to the receiver end of each channel segment to minimize reflections.
- For Gen 3.0, 4.0, and 5.0, AC-coupling capacitors of 220nF are recommended with a maximum body size of 0402 and a cutout void on the GND plane below the landing pad of the capacitor to reduce parasitic capacitance to GND.
- Back-drill connector vias and signal vias to minimize stub length.
- Use reference plane vias to ensure a low inductance path for the return current.

#### 7.2.1.2 Detailed Design Procedure

The TDP20MB421 provides signal conditioning to four DP mainlink channels. The device is a linear redriver which is agnostic to DP link training. The DP link training negotiation between a display source and sink stays effective through the device. The redriver becomes part of the electrical channel along with passive traces, cables, and other channel elements, resulting in the optimum source and sink parameters for the best electrical link.

DisplayPort side band signals AUXp,n and HPD are bypassed. The link still has successful link training through TDP20MB421. An inverted HPD signal can control the device standby operation using the PD pin; however, provision for appropriate filtering out of HPD interrupt signals.

In some applications where a microcontroller or other link monitoring device has DP link state information, the microcontroller can exercise I<sup>2</sup>C registers of TDP20MB421 for additional power management.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

17







図 7-1. Simplified Schematic for DisplayPort Multiplexer Application

English Data Sheet: SNLS766

#### 7.2.1.3 Application Curves

The TDP20MB421 is a linear redriver that can be used to extend channel reach of a DP link. The redriver can help to pass compliance by removing ISI deterministic jitter at data rates up to 20Gbps (UHBR20).  $\boxtimes$  7-2 through  $\boxtimes$  7-5 shows a typical DP 2.1 Tx compliance channel setup along with compliance Eye Diagrams at TP3\_EQ with or without redriver. The comparison of eye diagrams show that TDP20MB421 can provide signal conditioning by extending horizontal and vertical eye openings that makes a failing eye to pass.



### 7.3 Power Supply Recommendations

Follow these general guidelines when designing the power supply:

- 1. Design the power supply to provide the operating conditions outlined in the recommended operating conditions section in terms of DC voltage, AC noise, and start-up ramp time.
- 2. The TDP20MB421 does not require any special power supply filtering, such as ferrite beads, provided that the recommended operating conditions are met. Only standard supply decoupling is required. Typical supply decoupling consists of a 0.1μF capacitor per VCC pin, one 1μF bulk capacitor per device, and one 10μF bulk capacitor per power bus that delivers power to one or more devices. Connect the local decoupling (0.1μF) capacitors as close to the VCC pins as possible and with minimal path to the device ground pad.

### 7.4 Layout

### 7.4.1 Layout Guidelines

Follow these guidelines when designing the layout:

1. Place decoupling capacitors as close to the VCC pins as possible. If possible, place the decoupling capacitors directly underneath the device.

English Data Sheet: SNLS766



- 2. Tightly couple, skew match, and impedance control the high-speed differential signals TXnP/TXnN and RXnP/RXnN.
- 3. Avoid vias when possible on the high-speed differential signals. Minimize the via stub when using vias, either by transitioning through most or all layers or by back drilling.
- 4. GND relief is used beneath the high-speed differential signal pads to improve signal integrity by counteracting the pad capacitance. Using GND relief is not required.
- 5. Place GND vias directly beneath the device connecting the GND plane attached to the device to the GND planes on other layers. GND vias have the added benefit of improving thermal conductivity from the device to the board.

## 7.4.2 Layout Example




図 7-6. TDP20MB421 Layout Example

Copyright © 2024 Texas Instruments Incorporated

**8 Device and Documentation Support** 

# 8.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 8.2 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

#### 8.3 Trademarks

テキサス・インスツルメンツ E2E<sup>™</sup> is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

## 8.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 8.5 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

### 9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
July 2024	*	Initial Release

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

21

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 13-Jul-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TDP20MB421IRUAR	ACTIVE	WQFN	RUA	42	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	5PR421	Samples
TDP20MB421IRUAT	ACTIVE	WQFN	RUA	42	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	5PR421	Samples
TDP20MB421RUAR	ACTIVE	WQFN	RUA	42	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	5PR421	Samples
TDP20MB421RUAT	ACTIVE	WQFN	RUA	42	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	5PR421	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# PACKAGE OPTION ADDENDUM

www.ti.com 13-Jul-2024


continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

9 x 3.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated