

# THVD24x9 小型パッケージに封止したサージ保護および高バス フォルト保護機能搭載、3V~5.5V RS -485 トランシーバ

## 1 特長

- TIA/EIA-485A 規格の要件に適合またはそれを上回る性能
- 電源電圧: 3V~5.5V
- 9mm<sup>2</sup> パッケージに封止した業界最小のサージ統合型 RS -485 デバイス
- 1.65V~V<sub>CC</sub> 電源電圧レベルの V<sub>IO</sub> をサポート
- バス I/O 保護
  - ±2.5kV IEC 61000-4-5 1.2/50μs サージ (SOIC)
  - ±1.5kV IEC 61000-4-5 1.2/50μs サージ (VSON)
  - ±8kV IEC 61000-4-2 接触放電
  - ±4kV IEC 61000-4-4 電気的高速過渡
  - ±15kV HBM ESD
  - DC ±42V バスフォルト
- 2つの速度グレードで供給
  - THVD2419: 250kbps
  - THVD2429: 20Mbps
- 広い周囲温度範囲: -40°C~125°C
- 広い動作同相範囲: ±25V
- 大きなレシーバヒステリシスによるノイズ除去
- 低い消費電力
  - スタンバイ時の消費電流: < 3μA
  - 動作時電流: 5.3mA 未満
- グリッチのない電源投入 / 切断によるホットプラグイン機能
- 開放、短絡、アイドルバスのフェイルセーフ
- 1/8 単位負荷 (最大 256 のバスノード)
- 業界標準の 8 ピン SOIC によるドロップイン互換
- 小型サージ統合型 RS -485 デバイス、3mm × 3mm リードレス (VSON) パッケージ

## 2 アプリケーション

- ワイヤレス インフラ
- ファクトリオートメーション
- モータードライブ
- ビルオートメーション
- HVAC
- グリッドインフラストラクチャ

## 3 概要


THVD24x9 デバイスは、サージ保護機能を備えた半二重 RS-485 トランシーバです。標準の 8 ピン SOIC (D) パッケージ、また小型の 10 ピン VSON パッケージに過渡電圧抑制 (TVS) ダイオードを内蔵することで、サージ保護機能を実現しています。この機能は、データケーブルに結合するノイズ過渡に対する耐性を高めることで信頼性を向上させ、外付け保護部品を不要にします。

THVD24x9 デバイスは、標準のピン配置 SOIC パッケージで、3.3V または 5V の単一電源で動作します。さらに、10 ピン VSON パッケージの THVD24x9 デバイスと SOIC パッケージの V バージョンは、最低 1.65V の電源電圧で IO を動作させるため追加の V<sub>IO</sub> 電源をサポートしています。このファミリのデバイスは同相電圧範囲が広いいため、長いケーブルを使用するマルチポイントアプリケーションに適しています。


### パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	パッケージサイズ <sup>(2)</sup>
THVD2419, '2429 THVD2419V, '2429V	SOIC (8)	4.9mm × 6mm
THVD2419, '2429	VSON (10)	3mm×3mm

- (1) 詳細については、[セクション 12](#) を参照してください。
- (2) パッケージサイズ (長さ×幅) は公称値で、該当する場合はピンも含まれます。



THVD24x9 のブロック図 (SOIC パッケージ)



THVD24x9 のブロック図 (VSON パッケージ)



## Table of Contents


1 特長.....	1	8.3 Feature Description.....	14
2 アプリケーション.....	1	8.4 Device Functional Modes.....	17
3 概要.....	1	<b>9 Application and Implementation.....</b>	<b>18</b>
4 Device Comparison Table.....	3	9.1 Application Information.....	18
5 Pin Configuration and Functions.....	4	9.2 Typical Application.....	18
6 Specifications.....	5	9.3 Power Supply Recommendations.....	21
6.1 Absolute Maximum Ratings.....	5	9.4 Layout.....	22
6.2 ESD Ratings.....	5	<b>10 Device and Documentation Support.....</b>	<b>24</b>
6.3 ESD Ratings [IEC].....	5	10.1 Device Support.....	24
6.4 Recommended Operating Conditions.....	6	10.2 ドキュメントの更新通知を受け取る方法.....	24
6.5 Thermal Information.....	6	10.3 サポート・リソース.....	24
6.6 Power Dissipation.....	6	10.4 Trademarks.....	24
6.7 Electrical Characteristics.....	7	10.5 静電気放電に関する注意事項.....	24
6.8 Switching Characteristics_250kbps.....	9	10.6 用語集.....	24
6.9 Switching Characteristics_20Mbps.....	9	<b>11 Revision History.....</b>	<b>24</b>
7 Parameter Measurement Information.....	11	<b>12 Mechanical, Packaging, and Orderable Information.....</b>	<b>24</b>
8 Detailed Description.....	13	12.1 Tape and Reel Information.....	31
8.1 Overview.....	13		
8.2 Functional Block Diagrams.....	13		

#### 4 Device Comparison Table


PART NUMBER	Package	V <sub>IO</sub>	SIGNALING RATE	NODES
THVD2419	SOIC-8	No	up to 250kbps	256
THVD2419V		Yes		
THVD2429		No	up to 20Mbps	
THVD2429V		Yes		
THVD2419	VSON-10	Yes	up to 250kbps	
THVD2429			up to 20Mbps	

**ADVANCE INFORMATION**


## 5 Pin Configuration and Functions



5-1. THVD2419, THVD2429, 8-Pin (SOIC)  
 (Top View)



5-2. THVD2419, THVD2429, 10-Pin (VSON)  
 (Top View)



5-3. THVD2419V, THVD2429V, 8-pin (SOIC)  
 (Top View)

ADVANCE INFORMATION

NAME	PIN			TYPE	DESCRIPTION
	SOIC-8	SOIC-8 (V <sub>IO</sub> )	VSON-10		
V <sub>IO</sub>	-	1	1	P	1.8V to 5V supply for R, D, and RE/DE
R	1	2	2	O	Receiver data output
RE	2		3	I	Receiver enable, active low (2MΩ internal pull-up)
DE	3		4	I	Driver enable, active high
DE/RE	-	3	-	I	Driver enable (Active high), Receiver enable (Active Low). (2 MΩ internal pull-down)
D	4	4	5	I	Driver data input
GND	5	5	6, 7	-	Device ground
A	6	6	8	I/O	Bus I/O port, A (complementary to B)
B	7	7	9	I/O	Bus I/O port, B (complementary to A)
V <sub>CC</sub>	8	8	10	P	3.3V to 5V supply for the device

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Logic supply voltage	$V_{IO}$ (DRC package Only)	-0.5	$V_{CC} + 0.2$	V
Bus supply voltage	$V_{CC}$	-0.5	6.5	V
Bus voltage	Range at any bus pin (A or B) as differential or common-mode with respect to GND	-42	42	V
Input voltage	Range at any logic pin (D, DE or RE) Versions with VIO pin	-0.3	$V_{IO} + 0.2$	V
Input voltage	Range at any logic pin (D, DE or RE) D Package	-0.3	$V_{CC} + 0.2$	V
Receiver output current	$I_O$	-24	24	mA
Storage temperature	$T_{stg}$	-65	170	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 6.2 ESD Ratings

			VALUE	UNIT	
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001 <sup>(1)</sup>	Bus terminals and GND	±16,000	V
			All pins except bus terminals and GND	±4,000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>		±1,500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 ESD Ratings [IEC]

			VALUE	UNIT	
$V_{(ESD)}$	Electrostatic discharge, bus terminals	Contact discharge, per IEC 61000-4-2	Bus terminals and GND	±8,000	V
		Air-gap discharge, per IEC 61000-4-2	Bus terminals and GND	±8,000	
$V_{(SURGE)}$	Surge	Per IEC 61000-4-5, 1.2/50-8/20 $\mu$ s CWG (DRC Package)	Bus terminals and GND	±1,500	V
$V_{(SURGE)}$	Surge	Per IEC 61000-4-5, 1.2/50-8/20 $\mu$ s CWG (D Package)	Bus terminals and GND	±2,500	V

## 6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	3		5.5	V
V <sub>IO</sub>	I/O supply voltage (DRC Package)	1.65		V <sub>CC</sub>	V
V <sub>IH</sub>	High-level input voltage (driver, driver enable, receiver enable and slew rate select inputs)	0.7*V <sub>IO</sub>		V <sub>IO</sub>	V
V <sub>IL</sub>	Low-level input voltage (driver, driver enable, receiver enable and slew rate select inputs)		0	0.3*V <sub>IO</sub>	V
V <sub>IH</sub>	High-level input voltage (driver, driver enable, receiver enable and slew rate select inputs)	0.7*V <sub>CC</sub>		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage (driver, driver enable, receiver enable and slew rate select inputs)		0	0.3*V <sub>CC</sub>	V
V <sub>I</sub>	Input voltage at any bus terminal (separately or common mode) <sup>(1)</sup>	-25		25	V
V <sub>ID</sub>	Differential input voltage	-25		25	V
I <sub>O</sub>	Output current, driver	-60		60	mA
I <sub>OR</sub>	Output current, receiver		V <sub>IO</sub> = 1.8V or 2.5V (Devices with VIO pin)	4	mA
I <sub>OR</sub>	Output current, receiver		V <sub>IO</sub> = 3.3V or 5V (Devices with VIO pin)	8	mA
R <sub>L</sub>	Differential load resistance	54	60		Ω
1/t <sub>UI</sub>	Signaling rate	THVD2419		250	kbps
		THVD2429		20	Mbps
T <sub>A</sub>	Operating ambient temperature	-40		125	°C
T <sub>J</sub>	Junction temperature	-40		150	°C

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

## 6.5 Thermal Information

THERMAL METRIC <sup>(1)</sup>		THVD2419, THVD2429		UNIT
		DRC (VSON)	D (SOIC)	
		10 PINS	8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	65.2	117.2	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	41.7	40.2	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	36.4	65.3	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.4	3.3	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	36.3	64.4	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	24.9	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.6 Power Dissipation

PARAMETER	TEST CONDITIONS	VALUE	UNIT	
P <sub>D</sub>	Driver and receiver enabled, V <sub>CC</sub> = 5.5 V, T <sub>A</sub> = 125 °C, square wave at 50% duty cycle	Unterminated R <sub>L</sub> = 300Ω, C <sub>L</sub> = 50pF (driver)	THVD2419 250 kbps 258	mW
			THVD2429 20Mbps 335	
	RS-422 load R <sub>L</sub> = 100Ω, C <sub>L</sub> = 50pF (driver)	THVD2419 250 kbps 273	mW	
		THVD2429 20Mbps 325		
	RS-485 load R <sub>L</sub> = 54Ω, C <sub>L</sub> = 50pF (driver)	THVD2419 250 kbps 315	mW	
		THVD2429 20Mbps 355		

## 6.7 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted). All typical values are at 25°C and supply voltage of  $V_{CC} = 5V$ ,  $V_{IO} = 3.3V$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>Driver</b>							
$ V_{OD} $	Driver differential output voltage magnitude	$R_L = 60\Omega$ , $-25V \leq V_{test} \leq 25V$ (See <a href="#">7-1</a> )	1.5	2.8		V	
		$R_L = 60\Omega$ , $-25V \leq V_{test} \leq 25V$ , $4.5V \leq V_{CC} \leq 5.5V$ (See <a href="#">7-1</a> )	2.1	3.3		V	
		$R_L = 100\Omega$ (See <a href="#">7-2</a> )	2	2.9		V	
		$R_L = 54\Omega$ (See <a href="#">7-2</a> )	1.5	2.5		V	
$\Delta V_{OD} $	Change in differential output voltage	$R_L = 54\Omega$ or $100\Omega$ (See <a href="#">7-2</a> )	-50		50	mV	
$V_{OC}$	Common-mode output voltage	$R_L = 54\Omega$ or $100\Omega$ (See <a href="#">7-2</a> )	1	$V_{CC}/2$	3	V	
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage	$R_L = 54\Omega$ or $100\Omega$ (See <a href="#">7-2</a> )	-50		50	mV	
$I_{OS}$	Short-circuit output current	$DE = V_{IO}$ , $-42V \leq (V_A \text{ or } V_B) \leq 42V$ , or A shorted to B	-250		250	mA	
<b>Receiver</b>							
$I_I$	Bus input current	$DE = 0V$ , $V_{CC}$ and $V_{IO} = 0V$ or $5.5V$	$V_I = 12V$	75	125	$\mu A$	
			$V_I = 25V$		200	250	$\mu A$
			$V_I = -7V$	-100	-60		$\mu A$
			$V_I = -25V$	-350	-300		$\mu A$
$V_{TH+}$	Positive-going input threshold voltage <sup>(1)</sup>	Over common-mode range of $\pm 25V$	40	125	200	mV	
$V_{TH-}$	Negative-going input threshold voltage <sup>(1)</sup>		-200	-125	-40	mV	
$V_{HYS}$	Input hysteresis			250		mV	
$V_{TH\_FSH}$	Input fail-safe threshold		-40		40	mV	
$C_{A,B}$	Input differential capacitance	Measured between A and B, $f = 1MHz$		50		pF	
$V_{OH}$	Output high voltage	$I_{OH} = -8mA$ , $V_{IO} = 3$ to $3.6V$ or $4.5V$ to $5.5V$	$V_{IO} - 0.4$	$V_{IO} - 0.2$		V	
$V_{OL}$	Output low voltage	$I_{OL} = 8mA$ , $V_{IO} = 3$ to $3.6V$ or $4.5V$ to $5.5V$		0.2	0.4	V	
$V_{OH}$	Output high voltage	$I_{OH} = -4mA$ , $V_{IO} = 1.65$ to $1.95V$ or $2.25V$ to $2.75V$	$V_{IO} - 0.4$	$V_{IO} - 0.2$		V	
$V_{OL}$	Output low voltage	$I_{OL} = 4mA$ , $V_{IO} = 1.65$ to $1.95V$ or $2.25V$ to $2.75V$		0.2	0.4	V	
$I_{OZ}$	Output high-impedance current, R pin	$V_O = 0V$ or $V_{IO}$ , $RE = V_{IO}$	-1		1	$\mu A$	
<b>Logic</b>							
$I_{IN}$	Input current (DE, SLR)	DRC: $1.65V \leq V_{IO} \leq 5.5V$ , $0V \leq V_{IN} \leq V_{IO}$ D: $3V \leq V_{CC} \leq 5.5V$ , $0V \leq V_{IN} \leq 5.5V$			5	$\mu A$	
$I_{IN}$	Input current (D, RE)	DRC: $1.65V \leq V_{IO} \leq 5.5V$ , $0V \leq V_{IN} \leq V_{IO}$ D: $3V \leq V_{CC} \leq 5.5V$ , $0V \leq V_{IN} \leq 5.5V$	-5			$\mu A$	
<b>Thermal Protection</b>							
$T_{SHDN}$	Thermal shutdown threshold	Temperature rising	150	170		$^{\circ}C$	
$T_{HYS}$	Thermal shutdown hysteresis			10		$^{\circ}C$	
<b>Supply</b>							
$UV_{VCC}$ (rising)	Rising under-voltage threshold on $V_{CC}$			2.3	2.6	V	
$UV_{VCC}$ (falling)	Falling under-voltage threshold on $V_{CC}$		1.95	2.2		V	
$UV_{VCC(hys)}$	Hysteresis on under-voltage of $V_{CC}$			170		mV	
$UV_{VIO}$ (rising)	Rising under-voltage threshold on $V_{IO}$			1.4	1.6	V	
$UV_{VIO}$ (falling)	Falling under-voltage threshold on $V_{IO}$		1.2	1.3		V	

over operating free-air temperature range (unless otherwise noted). All typical values are at 25°C and supply voltage of  $V_{CC} = 5V$ ,  $V_{IO} = 3.3V$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$UV_{V_{IO}(hys)}$	Hysteresis on under-voltage of $V_{IO}$				120		mV
$I_{CC}$	Supply current (quiescent), $V_{CC} = 4.5V$ to $5.5V$	Driver and receiver enabled	$\overline{RE} = 0V$ , $DE = V_{IO}$ , No load		3.5	5.3	mA
		Driver enabled, receiver disabled	$\overline{RE} = V_{IO}$ , $DE = V_{IO}$ , No load		2.5	4.2	mA
		Driver disabled, receiver enabled	$\overline{RE} = 0V$ , $DE = 0V$ , No load		1.8	2.4	mA
		Driver and receiver disabled (D package, no VIO pin)	$\overline{RE} = V_{CC}$ , $DE = 0V$ , $D = open$ , No load		0.1	5	$\mu A$
		Driver and receiver disabled (DRC package, with VIO pin)	$\overline{RE} = V_{IO}$ , $DE = 0V$ , $D = open$ , No load		0.1	3	$\mu A$
$I_{CC}$	Supply current (quiescent), $V_{CC} = 3V$ to $3.6V$	Driver and receiver enabled	$\overline{RE} = 0V$ , $DE = V_{IO}$ , No load		3	4.1	mA
		Driver enabled, receiver disabled	$\overline{RE} = V_{IO}$ , $DE = V_{IO}$ , No load		2	3	mA
		Driver disabled, receiver enabled	$\overline{RE} = 0V$ , $DE = 0V$ , No load		1.6	2.2	mA
		Driver and receiver disabled (D Package, no VIO)	$\overline{RE} = V_{CC}$ , $DE = 0V$ , $D = open$ , No load		TBD	4	$\mu A$
		Driver and receiver disabled (DRC package, with VIO pin)	$\overline{RE} = V_{IO}$ , $DE = 0V$ , $D = open$ , No load		TBD	2	$\mu A$
$I_{IO}$	Logic supply current (quiescent), $V_{IO} = 3$ to $3.6V$ , DRC Package	Driver disabled, Receiver enabled	$DE = 0V$ , $\overline{RE} = 0V$ , No load		3.3	8.4	$\mu A$
		Driver disabled, Receiver disabled	$DE = 0V$ , $\overline{RE} = V_{IO}$ , No load		0.1	2	$\mu A$

(1) Under any specific conditions,  $V_{TH+}$  is specified to be at least  $V_{HYS}$  higher than  $V_{TH-}$ .

ADVANCE INFORMATION



## 6.8 Switching Characteristics\_250kbps

250-kbps (THVD2419) over recommended operating conditions. All typical values are at 25°C and supply voltage of  $V_{CC} = 5$  V,  $V_{IO} = 3.3$  V, unless otherwise noted. <sup>(1)</sup>

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
<b>Driver</b>								
$t_r, t_f$	Differential output rise/fall time		$V_{CC} = 3$ to 3.6 V, Typical at 3.3V	400	650	1200	ns	
			$V_{CC} = 4.5$ to 5.5 V, Typical at 5 V	500	710	1200	ns	
$t_{PHL}, t_{PLH}$	Propagation delay	$R_L = 54 \Omega, C_L = 50$ pF See <a href="#">7-3</a>	$V_{CC} = 3$ to 3.6 V, Typical at 3.3V		525	750	ns	
			$V_{CC} = 4.5$ to 5.5 V, Typical at 5 V		560	770	ns	
$t_{SK(P)}$	Pulse skew, $ t_{PHL} - t_{PLH} $		$V_{CC} = 3$ to 3.6 V, Typical at 3.3V		30	70	ns	
			$V_{CC} = 4.5$ to 5.5 V, Typical at 5 V		30	70	ns	
$t_{PHZ}, t_{PLZ}$	Disable time	$RE = X$	See <a href="#">7-4</a> and <a href="#">7-5</a>		33	75	ns	
$t_{PZH}, t_{PZL}$	Enable time	$RE = 0$ V			TBD	280	ns	
		$RE = V_{IO}$			2	4.5	$\mu$ s	
$t_{SHDN}$	Time to shutdown	$RE = V_{IO}$		50		500	ns	
<b>Receiver</b>								
$t_r, t_f$	Output rise/fall time				13	20	ns	
$t_{PHL}, t_{PLH}$	Propagation delay	$C_L = 15$ pF	See <a href="#">7-6</a>		850	1270	ns	
$t_{SK(P)}$	Pulse skew, $ t_{PHL} - t_{PLH} $				5	45	ns	
$t_{PHZ}, t_{PLZ}$	Disable time	$DE = X$			30	40	ns	
$t_{PZH(1)}$	Enable time	$V_{IO} = 3$ V to 3.6 V; $DE = V_{IO}$	See <a href="#">7-7</a>		90	120	ns	
		$V_{IO} = 1.65$ V to 1.95 V; $DE = V_{IO}$			TBD	130	ns	
$t_{PZL(1)}$		$V_{IO} = 3$ V to 3.6 V; $DE = V_{IO}$			900	1320	ns	
		$V_{IO} = 1.65$ V to 1.95 V; $DE = V_{IO}$			TBD	1320	ns	
$t_{PZH(2)}, t_{PZL(2)}$	Enable time	$DE = 0$ V	See <a href="#">7-8</a>		3.3	5.4	$\mu$ s	
$t_{D(OFS)}$	Delay to enter fail-safe operation	$C_L = 15$ pF	See <a href="#">7-9</a>		7	11	18	$\mu$ s
$t_{D(FSO)}$	Delay to exit fail-safe operation				540	850	1260	ns
$t_{SHDN}$	Time to shutdown	$DE = 0$ V	See <a href="#">7-8</a>		50		500	ns

(1) A, B are driver output and receiver input terminals for Half duplex devices. A, B are RX input, Y/Z are driver output terminals for Full duplex device

## 6.9 Switching Characteristics\_20Mbps

20-Mbps (THVD2429) over recommended operating conditions. All typical values are at 25°C and supply voltage of  $V_{CC} = 5$  V,  $V_{IO} = 3.3$  V, unless otherwise noted. <sup>(1)</sup>


PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>Driver</b>							
$t_r, t_f$	Differential output rise/fall time		$V_{CC} = 3$ to 3.6 V, Typical at 3.3 V	4	8	15	ns
			$V_{CC} = 4.5$ to 5.5 V, Typical at 5 V	4	TBD	15	ns
$t_{PHL}, t_{PLH}$	Propagation delay	$R_L = 54 \Omega, C_L = 50$ pF See <a href="#">7-3</a>	$V_{CC} = 3$ to 3.6 V, Typical at 3.3 V	6	15	30	ns
			$V_{CC} = 4.5$ to 5.5 V, Typical at 5 V	6	TBD	26	ns
$t_{SK(P)}$	Pulse skew, $ t_{PHL} - t_{PLH} $		$V_{CC} = 3$ to 3.6 V, Typical at 3.3 V		TBD	3	ns
			$V_{CC} = 4.5$ to 5.5 V, Typical at 5 V		TBD	3	ns

20-Mbps (THVD2429) over recommended operating conditions. All typical values are at 25°C and supply voltage of  $V_{CC} = 5$  V,  $V_{IO} = 3.3$  V, unless otherwise noted. <sup>(1)</sup>



PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
$t_{PHZ}, t_{PLZ}$	Disable time	$RE = X$	See <a href="#">7-4</a> and <a href="#">7-5</a>		15	35	ns	
$t_{PZH}, t_{PZL}$	Enable time	$RE = 0$ V			8	39	ns	
		$RE = V_{IO}$			2	4.5	$\mu$ s	
$t_{SHDN}$	Time to shutdown	$RE = V_{IO}$			50		500	ns
<b>Receiver</b>								
$t_r, t_f$	Output rise/fall time	$C_L = 15$ pF	See <a href="#">7-6</a>		1.5	6	ns	
$t_{PHL}, t_{PLH}$	Propagation delay	$V_{IO} = 3$ V to 3.6 V,			TBD	40	57	ns
		$V_{IO} = 1.65$ V to 1.95 V,			TBD	TBD	60	ns
$t_{SK(P)}$	Pulse skew, $ t_{PHL} - t_{PLH} $	$C_L = 15$ pF				5.5	ns	
$t_{PHZ}, t_{PLZ}$	Disable time	$DE = X$			11	22	ns	
$t_{PZH(1)}, t_{PZL(1)}$	Enable time	$DE = V_{IO}$	See <a href="#">7-7</a>		55	82	ns	
$t_{PZH(2)}, t_{PZL(2)}$	Enable time	$DE = 0$ V	See <a href="#">7-8</a>		1.5	4.5	$\mu$ s	
$t_{D(OFS)}$	Delay to enter fail-safe operation	$C_L = 15$ pF	See <a href="#">7-9</a>		7	11	18	$\mu$ s
$t_{D(FSO)}$	Delay to exit fail-safe operation				19	25	50	ns
$t_{SHDN}$	Time to shutdown	$DE = 0$ V	See <a href="#">7-8</a>		50		500	ns

- (1) A, B are driver output and receiver input terminals for Half duplex devices. A, B are RX input, Y/Z are driver output terminals for Full duplex device



## 7 Parameter Measurement Information





7-1. Measurement of Driver Differential Output Voltage With Common-Mode Load





7-2. Measurement of Driver Differential and Common-Mode Output With RS-485 Load





7-3. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays





7-4. Measurement of Driver Enable and Disable Times With Active High Output and Pull-Down Load





7-5. Measurement of Driver Enable and Disable Times With Active Low Output and Pull-up Load





**7-6. Measurement of Receiver Output Rise and Fall Times and Propagation Delays**



**7-7. Measurement of Receiver Enable/Disable Times With Driver Enabled**



**7-8. Measurement of Receiver Enable Times With Driver Disabled**



Copyright © 2017, Texas Instruments Incorporated

**7-9. Fail-Safe Delay Measurements**


## 8 Detailed Description

### 8.1 Overview


THVD24x9 devices are surge-protected, half duplex RS-485 transceivers available in two speed grades suitable for data transmission up to 250kbps and 12Mbps respectively. Surge protection is achieved by integrating transient voltage suppressor (TVS) diodes in the standard 8-pin SOIC (D) package and a small 10-pin leadless package.

THVD2419 and THVD2429 devices have active-high driver enables and active-low receiver enables. A low standby current can be achieved by disabling both driver and receiver. THVD2419V and THVD2429V devices in the SOIC package have a single enable/disable pin (DE/ $\overline{RE}$ ) that either enables the driver or the receiver at a time.


### 8.2 Functional Block Diagrams



8-1. THVD2419 and THVD2429 Block Diagram (SOIC Package)



8-2. THVD2419V and THVD2429V Block Diagram (SOIC Package with VIO pin)



8-3. THVD2419 and THVD2429 Block Diagram (VSON Package)

### 8.3 Feature Description

#### 8.3.1 Electrostatic Discharge (ESD) Protection

The bus pins of the THVD24x9 transceiver family include on-chip ESD protection against  $\pm 15\text{kV}$  HBM and  $\pm 8\text{kV}$  IEC 61000-4-2 contact discharge. The International Electrotechnical Commission (IEC) ESD test is far more severe than the HBM ESD test. The 50% higher charge capacitance,  $C_{(S)}$ , and 78% lower discharge resistance,  $R_{(D)}$ , of the IEC model produce significantly higher discharge currents than the HBM model. As stated in the IEC 61000-4-2 standard, contact discharge is the preferred transient protection test method.





图 8-4. HBM and IEC ESD Models and Currents in Comparison (HBM Values in Parenthesis)

The on-chip implementation of IEC ESD protection significantly increases the robustness of equipment. Common discharge events occur because of human contact with connectors and cables.

#### 8.3.2 Electrical Fast Transient (EFT) Protection

Inductive loads such as relays, switch contactors, or heavy-duty motors can create high-frequency bursts during transition. The IEC 61000-4-4 test is intended to simulate the transients created by such switching of inductive loads on AC power lines. 图 8-5 shows the voltage waveforms in to 50Ω termination as defined by the IEC standard.



☒ 8-5. EFT Voltage Waveforms

Internal ESD protection circuits of the THVD24x9(V) protect the transceivers against  $\pm 4\text{kV}$  EFT. With careful system design, one could achieve EFT Criterion A (no data loss when transient noise is present).

### 8.3.3 Surge Protection

Surge transients often result from lightning strikes (direct strike or an indirect strike which induce voltages and currents), or the switching of power systems, including load changes and short circuit switching. These transients are often encountered in industrial environments, such as factory automation and power-grid systems.

☒ 8-6 compares the pulse-power of the EFT and surge transients with the power caused by an IEC ESD transient. The diagram on the left shows the relative pulse-power for a 0.5kV surge transient and 4kV EFT transient, both of which dwarf the 10kV ESD transient visible in the lower-left corner. 500V surge transients are representative of events that may occur in factory environments in industrial and process automation.

The diagram on the right shows the pulse-power of a 6kV surge transient, relative to the same 0.5kV surge transient. 6kV surge transients are most likely to occur in power generation and power-grid systems.




図 8-6. Power Comparison of ESD, EFT, and Surge Transients

図 8-7 shows the test setup used to validate THVD24x9 surge performance according to the IEC 61000-4-5 1.2/50μs surge pulse.




図 8-7. THVD24x9 Surge Test Setup

THVD24x9 product family is robust up to  $\pm 2.5\text{kV}$  surge transients without the need for any external components. The bus pin voltage is clamped by the integrated surge protection diodes such that the internal circuitry is not damaged during the surge event.

### 8.3.4 Enhanced Receiver Noise Immunity

The differential receivers of THVD24x9(V) family feature fully symmetric thresholds to maintain duty cycle of the signal even with small input amplitudes. In addition, 250mV (typical) hysteresis displays excellent noise immunity.

### 8.3.5 Failsafe Receiver

The differential receivers of the THVD24x9 family are failsafe to invalid bus states caused by the following:

- Open bus conditions, such as a disconnected connector
- Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the receiver outputs a fail-safe logic high state if the input amplitude stays for longer than  $t_{D(OFS)}$  at less than  $|V_{TH\_FSH}|$ .



## 8.4 Device Functional Modes

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. The differential output voltage defined as  $V_{OD} = V_A - V_B$  is positive. When D is low, the output states reverse: B turns high, A becomes low, and  $V_{OD}$  is negative.

When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pull-down resistor to ground. When left open the driver is disabled (high-impedance) by default. The D pin has an internal pull-up resistor to  $V_{CC}$ ; thus, when left open while the driver is enabled, output A turns high and B turns low.

**表 8-1. Driver Function Table**

INPUT D	ENABLE DE	OUTPUTS		FUNCTION
		A	B	
H	H	H	L	Actively drive bus high
L	H	L	H	Actively drive bus low
X	L	Z	Z	Driver disabled
X	OPEN	Z	Z	Driver disabled by default
OPEN	H	H	L	Actively drive bus high by default

When the receiver enable pin,  $\overline{RE}$ , is logic low, the receiver is enabled. When the differential input voltage defined as  $V_{ID} = V_A - V_B$  is higher than the positive input threshold,  $V_{TH+}$ , the receiver output, R, turns high. When  $V_{ID}$  is lower than the negative input threshold,  $V_{TH-}$ , the receiver output, R, turns low. If  $V_{ID}$  is between  $V_{TH+}$  and  $V_{TH-}$ , the output is indeterminate.

When  $\overline{RE}$  is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of  $V_{ID}$  are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted to one another (short-circuit), or the bus is not actively driven (idle bus).

**表 8-2. Receiver Function Table**

DIFFERENTIAL INPUT $V_{ID} = V_A - V_B$	ENABLE $\overline{RE}$	OUTPUT R	FUNCTION
$V_{TH+} < V_{ID}$	L	H	Receive valid bus high
$V_{TH-} < V_{ID} < V_{TH+}$	L	Indeterminate	Indeterminate bus state
$V_{ID} < V_{TH-}$	L	L	Receive valid bus low
X	H	Z	Receiver disabled
X	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	H	Fail-safe high output
Short-circuit bus	L	H	Fail-safe high output
Idle (terminated) bus	L	H	Fail-safe high output

## 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

THVD24x9 are half-duplex RS-485 transceivers with integrated system-level surge protection. Standard 8-pin SOIC (D) package allows drop-in replacement into existing systems and eliminate system-level protection components.

### 9.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor,  $R_T$ , with a value that matches the characteristic impedance,  $Z_0$ , of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.





図 9-1. Typical RS-485 Network With Half-Duplex Transceivers

#### 9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

##### 9.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10kbps and 100kbps, some applications require data rates up to 250kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.



9-2. Cable Length vs Data Rate Characteristic

Even higher data rates are achievable (that is, 12Mbps for the THVD2429(V)) in cases where the interconnect is short enough (or has suitably low attenuation at signal frequencies) to not degrade the data.

### 9.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in 式 1.

$$L_{(\text{STUB})} \leq 0.1 \times t_r \times v \times c \quad (1)$$


where

- $t_r$  is the 10/90 rise time of the driver
- $c$  is the speed of light ( $3 \times 10^8$  m/s)
- $v$  is the signal velocity of the cable or trace as a factor of  $c$


### 9.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12kΩ. Because the THVD24x9(V) devices consist of 1/8 UL transceivers, connecting up to 256 receivers to the bus is possible.

### 9.2.2 Detailed Design Procedure



RS-485 transceivers operate in noisy industrial environments typically require surge protection at the bus pins.  9-3 compares 4kV surge protection implementation with a regular RS-485 transceiver (such as THVD14x0) against with the THVD24x9(V). The internal TVS protection of the THVD24x9(V) achieves  $\pm 2.5\text{kV}$  IEC 61000-4-5 surge protection (SOIC package) without any additional external components, reducing system level bill of materials.

ADVANCE INFORMATION



**図 9-3. Implementation of System-Level Surge Protection Using THVD24x9(V)**

### 9.2.3 Application Curves



### 9.3 Power Supply Recommendations

For reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.

## 9.4 Layout


### 9.4.1 Layout Guidelines

Additional external protection components generally are not needed when using THVD24x9 transceivers.

1. Use  $V_{CC}$  and ground planes to provide low-inductance. Note that high-frequency currents tend to follow the path of least impedance and not the path of least resistance. Apply 100nF to 220nF decoupling capacitors as close as possible to the  $V_{CC}$  pins of transceiver, UART and/or controller ICs on the board.
2. Use at least two vias for  $V_{CC}$  and ground connections of decoupling capacitors to minimize effective via inductance.
3. Use 1k $\Omega$  to 10k $\Omega$  pull-up and pull-down resistors for enable lines to limit noise currents in these lines during transient events.

### 9.4.2 Layout Example

ADVANCE INFORMATION



☒ 9-6. THVD2419, THVD2429 Layout Example (SOIC Package)




図 9-7. THVD2419V THVD2429V Layout Example (SOIC Package with VIO pin)




図 9-8. THVD2419, THVD2429 Layout Example (VSON Package)

ADVANCE INFORMATION

## 10 Device and Documentation Support

### 10.1 Device Support

### 10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](https://www.ti.com) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 10.3 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

### 10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 10.6 用語集

[テキサス・インスツルメンツ用語集](#)

この用語集には、用語や略語の一覧および定義が記載されています。

## 11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
January 2024	*	Initial Release

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.






**D0008B**

**PACKAGE OUTLINE**  
**SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15], per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

ADVANCE INFORMATION


## EXAMPLE BOARD LAYOUT

**D0008B**

**SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT

ADVANCE INFORMATION



NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

**D0008B**

**SOIC - 1.75 mm max height**


SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

ADVANCE INFORMATION




**DRC0010V**

**PACKAGE OUTLINE**

**VSON - 1 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

## EXAMPLE BOARD LAYOUT

**DRC0010V**

**VSON - 1 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sl原因271](http://www.ti.com/lit/sl原因271)).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.


## EXAMPLE STENCIL DESIGN

**DRC0010V**

**VSON - 1 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD


ADVANCE INFORMATION




NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 12.1 Tape and Reel Information




### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PTHVD2419DR PTHVD2419VDR PTHVD2429DR PTHVD2429VDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
PTHVD2419DRCR PTHVD2429DRCR	VSON	DRC	10	5000	330.0	12.4	3.3	3.3	1.1	8.0	9.1	Q2

ADVANCE INFORMATION

TAPE AND REEL BOX DIMENSIONS



ADVANCE INFORMATION

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PTHVD2419DR PTHVD2419VDR PTHVD2429DR PTHVD2429VDR	SOIC	D	8	2500	340.5	338.1	20.6
PTHVD2419DRCR PTHVD2429DRCR	VSON	DRC	10	5000	367.0	367.0	35.0



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PTHVD2419DRCR	ACTIVE	VSON	DRC	10	5000	TBD	Call TI	Call TI	-40 to 125		Samples
PTHVD2429DRCR	ACTIVE	VSON	DRC	10	5000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## GENERIC PACKAGE VIEW

**DRC 10**

**VSON - 1 mm max height**

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4226193/A

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated