









### TL16C550C

JAJSQA4I - MARCH 1994 - REVISED MARCH 2021

# TL16C550C 自動フロー制御機能搭載非同期通信素子

# 1 特長

Texas

INSTRUMENTS

- Auto-RTS および Auto-CTS をプログラム可能
- Auto-CTS モードでは、CTS はトランスミッタを制御し ます
- Auto-RTS モードでは、RCV FIFO の内容とスレッショ ルドは RTS を制御します
- シリアルおよびモデム制御出力は、機器が同じ電力降 下にあるときに RJ11 ケーブルを直接駆動します
- 既存の TL16C450 ソフトウェアすべてで動作可能
- リセット後、すべてのレジスタは TL16C450 レジスタ・ セットと同じになります
- 最大 1Mbaud の動作に対応する、最大 16MHz のク ロック・レート
- TL16C450 モードでは、ホールド・レジスタとシフト・レ ジスタにより、CPUとシリアル・データの間で正確な同 期が不要になります
- プログラム可能なボーレート・ジェネレータにより、任意 の入力基準クロックを 1~(2<sup>16</sup>-1) 分割し、内部 16× ク ロックを生成できます
- シリアル・データ・ストリームに追加またはそこから削除 された標準の非同期通信ビット(スタート、ストップ、パリ ティ)
- 5V および 3.3V で動作
- 独立したレシーバ・クロック入力
- 送信、受信、ライン・ステータス、およびデータ・セット割 り込みを個別に制御できます
- シリアル・インターフェイスの特性を完全にプログラム可 能:
  - 5、6、7、8ビット文字
  - 偶数、奇数、パリティなしのビット生成と検出
  - 1、11/2、または2ストップ・ビットの生成 - ボー生成 (最大速度 1Mbit/s)
- 不正スタート・ビットの検出
- 完全なステータス報告機能
- 双方向データ・バスと制御バス向けの3ステート出力 TTLドライブ機能
- ライン・ブレイク生成および検出
- 内部診断機能:
  - 通信リンク・フォルト分離のループバック制御
  - ブレーク、パリティ、オーバーラン、フレーム化エラ ーのシミュレーション
- 完全に優先順位付けされた割り込みシステム制御
- モデム制御機能 (CTS、RTS、DSR、DTR、RI、およ び DCD)

# 2 概要

TL16C550C および TL16C550CI は、TL16C550B 非同 期通信素子 (ACE) の機能アップグレードであり、

TL16C450 の機能アップグレードです。電源投入時の TL16C450 (文字モードまたは TL16C450 モード)と機能 的に同等である TL16C550C と TL16C550B などの TL16C550CIは、代替 FIFO モードに設定できます。これ により、受信および送信された文字をバッファリングするこ とで、CPU に過剰なソフトウェア・オーバーヘッドが発生し なくなります。レシーバとトランスミッタの FIFO には、レシ ーバ FIFO の 1 バイトあたり 3 ビットのエラー・ステータス を含む、最大 16 バイトが保存されます。 FIFO モードで は、選択可能な自動フロー制御機能があり、ソフトウェアの 過負荷を大幅に低減し、RTS 出力信号と CTS 入力信号 を使用してシリアル・データ・フローを自動的に制御するこ とで、システム効率を上げることができます。

TL16C550C および TL16C550CI は、ペリフェラル・デバ イスまたはモデムから受信したデータのシリアルからパラレ ルへの変換と、CPU から受信したデータのパラレルからシ リアルへの変換を実行します。CPU は、いつでも ACE ス テータスを読み取ることができます。ACE には、包括的な モデム制御機能と、通信リンクのソフトウェア管理を最小限 に抑えるようにカスタマイズできるプロセッサ割り込みシス テムが含まれています。

TL16C550C と TL16C550CI のどちらの ACE にも、プロ グラマブル・ボーレート・ジェネレータが搭載されており、基 準クロックを 1~65535 のディバイダで除算し、内部トラン スミッタ・ロジック用に 16× 基準クロックを生成できます。レ シーバ・ロジックでこの 16× クロックを使用するための規定 が含まれています。ACE は 1Mbaud のシリアル・レート (16MHz 入力クロック) に対応しているため、ビット時間は 1µs、標準的な文字時間は 10µs (スタート・ビット、8 デー タ・ビット、ストップ・ビット)です。

TL16C550CとTL16C550CIのTL16C450端子機能の うち2 つが TXRDY および RXRDY に変更され、DMA コ ントローラに信号を供給します。

英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 🐼 www.ti.com で閲覧でき、その内容が常に優先されます。 TI では翻訳の正確性および妥当性につきましては一切保証いたしません。 実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。





Page

# **Table of Contents**

1 特長	1
2 概要	1
3 Revision History	2
4 Pin Configuration and Functions	3
5 Specifications	<mark>6</mark>
5.1 Absolute Maximum Ratings	<mark>6</mark>
5.2 Recommended Operating Conditions (Low	
Voltage - 3.3 nominal)	<mark>6</mark>
5.3 Recommended Operating Conditions (Standard	
Voltage - 5 V nominal)	7
5.4 Thermal Information	7
5.5 Electrical Characteristics (Low Voltage - 3.3 V	
nominal)	<mark>8</mark>
5.6 Electrical Characteristics (Standard Voltage - 5	
V nominal)	<mark>8</mark>
5.7 System Timing Requirements	9
5.8 System Switching Characteristics	10
5.9 Baud Generator Switching Characteristics	10
5.10 Receiver Switching Characteristics	10
5.11 Transmitter Switching Characteristics	11

5.12 Modem Control Switching Characteristics	11
6 Parameter Measurement Information	12
7 Detailed Description	20
7.1 Autoflow Control (see 🗵 7-1)	20
7.2 Auto-RTS (see 🗵 7-1)	20
7.3 Auto-CTS (see 🗵 7-1)	20
7.4 Enabling Autoflow Control and Auto-CTS	20
7.5 Auto-CTS and Auto-RTS Functional Timing	21
7.6 Functional Block Diagram	22
7.7 Principles of Operation	22
8 Application Information	34
9 Device and Documentation Support	<mark>36</mark>
9.1ドキュメントの更新通知を受け取る方法	36
<b>9.2</b> サポート・リソース	36
9.3 Trademarks	36
9.4 静電気放電に関する注意事項	36
9.5 用語集	36
10 Mechanical, Packaging, and Orderable	
Information	37

# **3 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

### Changes from Revision H (January 2006) to Revision I (March 2021)

		_
•	データシート・フォーマットを変更1	Ē
•	Added the Pin Configuration and Functions section	3
•	Added the Thermal Information table	,



### **4 Pin Configuration and Functions**



#### NC - No internal connection

#### 表 4-1. Pin Functions

TERMINAL				1/0	DESCRIPTION			
NAME	NO.N <sup>(1)</sup>	NO.FN	NO.PT	1/0	DESCRIPTION			
A0	28	31	28	I	Register select. A0 -A2 are used during read and write operations to select the			
A1	27	30	27		ACE register to read from or write to. Refer to Table 1 for register addresses			
A2	26	29	26					



TERMINAL						
NAME	NO.N <sup>(1)</sup>	NO.FN	NO.PT	- 1/0	DESCRIPTION	
ADS	25	28	24	I	Address strobe. When $\overline{\text{ADS}}$ is active (low), A0, A1, and A2 and CS0, CS1, and CS2 drive the internal select logic directly; when $\overline{\text{ADS}}$ is high, the register select and chip select signals are held at the logic levels they were in when the low-to-high transition of $\overline{\text{ADS}}$ occurred	
BAUDOUT	15	17	12	0	Baud out. BAUDOUT is a 16 x clock signal for the transmitter section of the ACE. The clock rate is established by the reference oscillator frequency divided by a divisor specified by the baud generator divisor latches. BAUDOUT may also be used for the receiver section by tying this output to RCLK.	
CS0	12	14	9	I	Chip select. When CS0 and CS1 are high and $\overline{CS2}$ is low, these three inputs	
CS1	13	15	10		inactive (refer to ADS description).	
CS2	14	16	11			
СТS	36	40	38	I	Clear to send. $\overline{\text{CTS}}$ is a modem status signal. Its condition can be checked by reading bit 4 (CTS) of the modem status register. Bit 0 ( $\Delta$ CTS) of the modem status register indicates that $\overline{\text{CTS}}$ has changed states since the last read from the modem status register. If the modem status interrupt is enabled when $\overline{\text{CTS}}$ changes levels and the auto- $\overline{\text{CTS}}$ mode is not enabled, an interrupt is generated. $\overline{\text{CTS}}$ is also used in the auto- $\overline{\text{CTS}}$ mode to control the transmitter	
D0	1	2	43	I/O	Data bus. Eight data lines with 3-state outputs provide a bidirectional path for	
D1	2	3	44		data, control, and status information between the ACE and the CPU.	
D2	3	4	45			
D3	4	5	46			
D4	5	6	47			
D5	6	7	2			
D6	7	8	3			
D7	8	9	4			
DCD	38	42	40	1	Data carrier detect. DCD is a modem status signal. Its condition can be checked by reading bit 7 (DCD) of the modem status register. Bit 3 ( $\Delta$ DCD) of the modem status register indicates that DCD has changed states since the last read from the modem status register. If the modem status interrupt is enabled when DCD changes levels, an interrupt is generated	
DDIS	23	26	22	0	Driver disable. DDIS is active (high) when the CPU is not reading data. When active, DDIS can disable an external transceiver.	
DSR	37	41	39	I	Data set ready. $\overline{\text{DSR}}$ is a modem status signal. Its condition can be checked by reading bit 5 (DSR) of the modem status register. Bit 1 ( $\Delta$ DSR) of the modem status register indicates $\overline{\text{DSR}}$ has changed levels since the last read from the modem status register. If the modem status interrupt is enabled when $\overline{\text{DSR}}$ changes levels, an interrupt is generated.	
DTR	33	37	33	0	Data terminal ready. When active (low), DTR informs a modem or data set that the ACE is ready to establish comunication. DTR is placed in the active level by setting the DTR bit of the modem control register. DTR is placed in the inactive level either as a result of a master reset, during loop mode operation, or clearing the DTR bit.	
INTRPT	30	33	30	0	Interrupt.When active (high), INTRPT informs the CPU that the ACE has an interrupt to be serviced. Four conditions that cause an interrupt to be issued are: a receiver error, received data that is available or timed out (FIFO mode only), an empty transmitter holding register, or an enabled modem status interrupt. INTRPT is reset (deactivated) either when the interrupt is serviced or as a result of a master reset.	
MR	35	39	35	I	Master reset. When active (high), MR clears most ACE registers and sets the levels of various output signals (refer to Table 2).	
OUT1	34	38	34	0	Outputs 1 and 2. These are user-designated output terminals that are set to the	
Ουτ2	31	35	31		active (low) level by setting respective modem control register (MCR) bits (OUT1 and OUT2). OUT1 and OUT2 are set to inactive the (high) level as a result of master reset, during loop mode operations, or by clearing bit 2 (OUT1) or bit 3 (OUT2) of the MCR.	

#### 表 4-1. Pin Functions (continued)

### 表 4-1. Pin Functions (continued)

TERMINAL				10	DESCRIPTION		
NAME	NO.N <sup>(1)</sup>	NO.FN	NO.PT	- <i>1</i> /O	DESCRIPTION		
RCLK	9	10	5	I	Receiver clock. RCLK is the 16 x baud rate clock for the receiver section of the ACE.		
RD1	21	24	19	I	Read inputs. When either RD1 or RD2 is active (low or high respectively) while		
RD2	22	25	20		the ACE is selected, the CPU is allowed to read status information or data fro a selected ACE register. Only one of these inputs is required for the transfer of data during a read operation; the other input should be tied to its inactive leve (i.e., RD2 tied low or RD1 tied high		
RI	39	43	41	1	Ring indicator. $\overline{RI}$ is a modem status signal. Its condition can be checked by reading bit 6 (RI) of the modem status register. Bit 2 (TERI) of the modem status register indicates that $\overline{RI}$ has transitioned from a low to a high level since the last read from the modem status register. If the modem status interrupt is enabled when this transition occurs, an interrupt is generated		
RTS	32	36	32	0	Request to send. When active, RTS informs the modem or data set that the ACE is ready to receive data. RTS is set to the active level by setting the RTS modem control register bit and is set to the inactive (high) level either as a re of a master reset or during loop mode operations or by clearing bit 1 (RTS) ofthe MCR. In the auto-RTS mode, RTS is set to the inactive level by the receiver threshold control logic		
RXRDY	29	32	29	0	Receiver ready. Receiver direct memory access (DMA) signalling is available with RXRDY. When operating in the FIFO mode, one of two types of DMA signalling can be selected using the FIFO control register bit 3 (FCR3). When operating in the TL16C450 mode, only DMA mode 0 is allowed. Mode 0 supports single-transfer DMA in which a transfer is made between CPU bus cycles. Mode 1 supports multitransfer DMA in which multiple transfers are made continuously until the receiver FIFO has been emptied. In DMA mode 0 (FCR0 = 0 or FCR0 = 1, FCR3 = 0), when there is at least one character in the receiver FIFO or receiver holding register, RXRDY is active (low). When RXRDY has been active but there are no characters in the FIFO or holding register, RXRDY goes inactive (high).In DMA mode 1 (FCR0 = 1, FCR3 = 1), when the trigger level or the time-out has been reached, RXRDY goes active (low); when it has been active but there are no more characters in the FIFO or holding register, it goes inactive (high).		
SIN	10	11	7	I	Serial data input. SIN is serial data input from a connected communications device.		
SOUT	11	13	8	0	Serial data output. SOUT is composite serial data output to a connected communication device. SOUT is set to the marking (high) level as a result of master reset.		
TXRDY	24	27	23	0	Transmitter ready. Transmitter DMA signalling is available with TXRDY. When operating in the FIFO mode, one of two types of DMA signalling can be selected using FCR3. When operating in the TL16C450 mode, only DMA mode 0 is allowed. Mode 0 supports single-transfer DMA in which a transfer is made between CPU bus cycles. Mode 1 supports multitransfer DMA in which multiple transfers are made continuously until the transmit FIFO has been filled.		
V <sub>CC</sub>	40	44	42		5-V supply voltage		
V <sub>SS</sub>	20	22	18		Supply common		
WR1	18	20	16	I	Write inputs. When either WR1 or WR2 is active (low or high respectively) and		
WR2	19	21	17		while the ACE is selected,the CPU is allowed to write control words or data into a selected ACE register. Only one of these inputs is required to transfer data during a write operation; the other input should be tied to its inactive level (i.e., WR2 tied low or WR1 tied high).		
XIN	16	18	14	I/O	External clock. XIN and XOUT connect the ACE to the main timing reference		
XOUT	17	19	15		(clock or crystal).		

(1) The N package is **Not Recommended for New Designs**.



# **5** Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range <sup>(3)</sup>	-0.5	7	V	
VI	Input voltage range at any input	-0.5	7	V	
Vo	Output voltage range	-0.5	7	V	
т	Operating free air temperature range	TL16C550C	0	70	°C
I'A	Operating nee-an temperature range	TL16C550CI	-40	85	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C	
T <sub>C</sub>	Case temperature for 10 seconds	FN package		260	°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	N <sup>(1)</sup> (2) or PT package		260	°C

Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The N package is Not Recommended for New Designs.

(3) All voltage values are with respect to  $V_{SS}$ .

### 5.2 Recommended Operating Conditions (Low Voltage - 3.3 nominal)

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	3	3.3	3.6	V
Input voltage, V <sub>I</sub>	0		V <sub>CC</sub>	V
High-level input voltage, V <sub>IH</sub> <sup>(1)</sup>	0.7 V <sub>CC</sub>			V
Low-level input voltage, V <sub>IL</sub> <sup>(1)</sup>			0.3 V <sub>CC</sub>	V
Output voltage, V <sub>O</sub> <sup>(2)</sup>	0		V <sub>CC</sub>	V
High-level output current, I <sub>OH</sub> (all outputs)			1.8	mA
Low-level output current, I <sub>OL</sub> (all outputs)			3.2	mA
Input capacitance			1	pF
Operating free-air temperature, T <sub>A</sub>	0	25	70	°C
Junction temperature range, $T_J$ <sup>(3)</sup>	0	25	115	°C
Oscillator/clock speed			14.9	MHz

(1) Meets TTL levels,  $V_{IHmin}$  = 2 V and  $V_{ILmax}$  = 0.8 V on nonhysteresis inputs.

(2) Applies for external output buffers.

(3) These junction temperatures reflect simulated conditions. Absolute maximum junction temperature is 150°C. The customer is responsible for verifying junction temperature.



#### 5.3 Recommended Operating Conditions (Standard Voltage - 5 V nominal)

		MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V	
Input voltage, V <sub>I</sub>	0		V <sub>CC</sub>	V		
High-level input voltage, V <sub>IH</sub>	Except XIN	2			V	
	XIN	0.7 V <sub>CC</sub>				
Low-level input voltage, V <sub>IL</sub>	Except XIN			0.8	V	
	XIN			0.3 V <sub>CC</sub>	v	
Output voltage, V <sub>O</sub> <sup>(1)</sup>	0		V <sub>CC</sub>	V		
High-level output current, I <sub>OH</sub> (all output	s)			4	mA	
Low-level output current, IOL (all outputs	)			4	mA	
Input capacitance				1	pF	
Operating free-air temperature, T <sub>A</sub>		0	25	70	°C	
Junction temperature range, T <sub>J</sub> <sup>(2)</sup>		0	25	115	°C	
Oscillator/clock speed				16	MHz	

Applies for external output buffers.

(1) (2) These junction temperatures reflect simulated conditions. Absolute maximum junction temperature is 150°C. The customer is responsible for verifying junction temperature.

#### **5.4 Thermal Information**

		TL16C550C	TL16C550C	TL16C550C	
	THERMAL METRIC <sup>(1)</sup>	PT	PFB	FN	UNIT
		48 PINS	48 PINS	44 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	72.5	73.6	62.4	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	31.0	26.3	37.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	36.2	37.2	39.1	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	4.4	1.9	19.4	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	36.0	37.0	38.7	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



### 5.5 Electrical Characteristics (Low Voltage - 3.3 V nominal)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CO	NDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OH</sub> <sup>(2)</sup>	High-level output voltage	I <sub>OH</sub> = - 1 mA		2.4			V
V <sub>OL</sub> <sup>(2)</sup>	Low-level output voltage	I <sub>OL</sub> = 1.6 mA				0.5	V
I	Input current	$V_{CC} = 3.6 V,$ V <sub>1</sub> = 0 to 3.6 V,	V <sub>SS</sub> = 0, All other terminals floating			10	μΑ
I <sub>OZ</sub>	High-impedance-state output current	$V_{CC}$ = 3.6 V, $V_{O}$ = 0 to 3.6 V Chip selected in write mode	V <sub>SS</sub> = 0, or chip deselect			± 20	μA
Icc	Supply current	$V_{CC} = 3.6 \text{ V},$ SIN, DSR, DCD, CTS, and $\overline{RI}$ at 2V, All other inputs at 0.8 V, No load on outputs,	T <sub>A</sub> = 25°C XTAL1 at 4 MHz, Baud rate = 50 kbit/s			8	mA
C <sub>i(CLK)</sub>	Clock input capacitance	V <sub>CC</sub> = 0,	V <sub>SS</sub> = 0,		15	20	pF
C <sub>o(CLK)</sub>	Clock output capacitance	f =1 MHz,	T <sub>A</sub> = 25°C		20	30	pF
Ci	Input capacitance	All other terminals ground	led		6	10	pF
Co	Output capacitance				10	20	pF

(1)

All typical values are at V<sub>CC</sub> = 3.3 V and T<sub>A</sub> = 25°C. These parameters apply for all outputs except XOUT. (2)

### 5.6 Electrical Characteristics (Standard Voltage - 5 V nominal)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OH</sub> <sup>(2)</sup>	High-level output voltage	I <sub>OH</sub> = – 1 mA		2.4			V
V <sub>OL</sub> <sup>(2)</sup>	Low-level output voltage	I <sub>OL</sub> = 1.6 mA		0.4			V
lı	Input current	$V_{CC} = 5.25 V,$ $V_{I} = 0 \text{ to } 5.25 V,$	V <sub>SS</sub> = 0, All other terminals floating	10			μA
I <sub>OZ</sub>	High-impedance-state output current	$\label{eq:V_CC} \begin{array}{l} V_{CC}=5.25 \text{ V},\\ V_O=0 \text{ to } 5.25 \text{ V},\\ \end{array}$ Chip selected in write mode	$V_{SS} = 0$ , or chip deselect	± 20			μA
Icc	Supply current	V <sub>CC</sub> = 5.25 V, SIN, DSR, DCD, CTS, and RI at 2V, All other inputs at0.8 V, No load on outputs,	T <sub>A</sub> = 25°C XTAL1 at 4 MHz, Baud rate = 50 kbit/s	10			mA
C <sub>i(CLK)</sub>	Clock input capacitance	V <sub>CC</sub> = 0,			15	20	pF
C <sub>o(CLK)</sub>	Clock output capacitance	f =1 MHz,	V <sub>SS</sub> = 0,		20	30	pF
Ci	Input capacitance	All other terminals	T <sub>A</sub> = 25°C,		6	10	pF
Co	Output capacitance	grounded			10	20	pF

All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C. (1)

These parameters apply for all outputs except XOUT. (2)



### 5.7 System Timing Requirements

over recommended ranges of supply voltage and operating free-air temperature

		ALT. SYMBOL	FIGURE	TEST CONDITIONS	MIN	MAX	UNIT
t <sub>cR</sub>	Cycle time, read (tw7 + td8 + td9)	RC			87		ns
t <sub>cW</sub>	Cycle time, write (tw6 + td5 + td6)	WC			87		ns
t <sub>w1</sub>	Pulse duration, clock high	t <sub>XH</sub>	5	f = 16 MHz Max,	25		ns
t <sub>w2</sub>	Pulse duration, clock low	t <sub>XL</sub>	5	V <sub>CC</sub> = 5 V	20		113
t <sub>w5</sub>	Pulse duration, ADS low	t <sub>ADS</sub>	6.7		9		ns
t <sub>w6</sub>	Pulse duration, WR	t <sub>WR</sub>	6		40		ns
t <sub>w7</sub>	Pulse duration, RD	t <sub>RD</sub>	7		40		ns
t <sub>w8</sub>	Pulse duration, MR	t <sub>MR</sub>			1		ns
t <sub>su1</sub>	Setup time, address valid before $\overline{ADS}$ $\uparrow$	t <sub>AS</sub>	67		8		ne
t <sub>su2</sub>	Setup time, CS valid before $\overline{ADS}$ $\uparrow$	t <sub>cs</sub>	0.1		Ũ		110
t <sub>su3</sub>	Setup time, data valid before $\overline{\text{WR1}}\uparrow$ or $\text{WR2}\downarrow$	t <sub>DS</sub>	6		15		ns
t <sub>su4</sub>	Setup time, $\overline{\text{CTS}} \uparrow$ before midpoint of stop bit		17		10		ns
t <sub>h1</sub>	Hold time, address low after $\overline{ADS}$ $\uparrow$	t <sub>AH</sub>	6.7		0		20
t <sub>h2</sub>	Hold time, CS valid after $\overline{\text{ADS}}$ $\uparrow$	t <sub>CH</sub>	0.7		U		ns
t <sub>h3</sub>	Hold time, CS valid after $\overline{\text{WR1}}\uparrow$ or WR2 $\downarrow$	t <sub>wcs</sub>	6		10		ne
t <sub>h4</sub>	Hold time, address valid after $\overline{WR1}\uparrow$ or $WR2\downarrow$	t <sub>WA</sub>	U				113
t <sub>h5</sub>	Hold time, data valid after $\overline{\text{WR1}}\uparrow$ or $\text{WR2}\downarrow$	t <sub>DH</sub>	6		5		ns
t <sub>h6</sub>	Hold time, chip select valid after $\overline{\text{RD1}}\uparrow$ or RD2 $\downarrow$	t <sub>RCS</sub>	7		10		ns
t <sub>h7</sub>	Hold time, address valid after $\overline{ extsf{RD1}}\uparrow$ or $ extsf{RD2}\downarrow$	t <sub>RA</sub>	7		20		ns
t <sub>d4</sub> (1)	Delay time, CS valid before $\overline{\text{WR1}}\downarrow$ or WR2 $\uparrow$	t <sub>CSW</sub>					
t <sub>d5</sub> (1)	Delay time, address valid before $\overline{\text{WR1}}\downarrow$ or WR2 $\uparrow$	t <sub>AW</sub>	6		7		ns
t <sub>d6</sub> (1)	Delay time, write cycle, $\overline{\text{WR1}}\uparrow$ or WR2 $\downarrow$ to $\overline{\text{ADS}}\downarrow$	t <sub>WC</sub>	6		40		ns
t <sub>d7</sub> (1)	Delay time, CS valid to $\overline{\text{RD1}}\downarrow$ or RD2 $\uparrow$	t <sub>CSR</sub>	7		7		
t <sub>d8</sub> (1)	Delay time, address valid to $\overline{\text{RD1}}\downarrow$ or RD2 $\uparrow$	t <sub>AR</sub>	1		/		ns
t <sub>d9</sub>	Delay time, read cycle, $\overline{\text{RD1}} \uparrow \text{ or } \text{RD2} \downarrow \text{ to } \overline{\text{ADS}} \downarrow \downarrow$	t <sub>RC</sub>	7		40		ns
t <sub>d10</sub>	Delay time, $\overline{\text{RD1}} \downarrow$ or RD2 $\uparrow$ to data valid	t <sub>RVD</sub>	7	C <sub>L</sub> = 75 pF		45	ns
t <sub>d11</sub>	Delay time, $\overline{\text{RD1}}$ $\uparrow$ or $\text{RD2}$ $\downarrow$ to floating data	t <sub>HZ</sub>	7	C <sub>L</sub> = 75 pF		20	ns

(1) Only applies when ADS is low.



#### 5.8 System Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature<sup>(1)</sup>

	PARAMETER	ALT. SYMBOL	FIGURE	TEST CONDITIONS	MIN	MAX	UNIT
t <sub>dis(R)</sub>	Disable time, $\overline{\text{RD1}}\downarrow\uparrow$ or $\text{RD2}\uparrow\downarrow$ to DDIS $\uparrow\downarrow$	t <sub>RDD</sub>	7	C <sub>L</sub> = 75 pF	20		ns

(1) Charge and discharge times are determined by V<sub>OL</sub>, V<sub>OH</sub>, and external loading.

### **5.9 Baud Generator Switching Characteristics**

over recommended ranges of supply voltage and operating free-air temperature,  $C_L$  = 75 pF

	PARAMETER	ALT. SYMBOL	FIGURE	TEST CONDITIONS	MIN	MAX	UNIT
t <sub>w3</sub>	Pulse duration, BAUDOUT low	t <sub>LW</sub>	5	f = 16 MHz, CLK ÷ 2,	50		ne
t <sub>w4</sub>	Pulse duration, BAUDOUT high	t <sub>HW</sub>	5	V <sub>CC</sub> = 5 V			113
t <sub>d1</sub>	Delay time, XIN $\uparrow$ to $\overline{{\sf BAUDOUT}}\uparrow$	t <sub>BLD</sub>	5			45	ns
t <sub>d2</sub>	Delay time, XIN $\uparrow \downarrow$ to $\overline{BAUDOUT}\downarrow$	t <sub>BHD</sub>	5			45	ns

#### 5.10 Receiver Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature<sup>(1)</sup>

	PARAMETER	ALT. SYMBOL	FIGURE	TEST CONDITIONS	MIN MAX	UNIT
t <sub>d12</sub>	Delay time, RCLK to sample	t <sub>SCD</sub>	8		10	ns
t <sub>d13</sub>	Delay time, stop to set INTRPT or read RBR to LSI interrupt or stop to $\overrightarrow{\text{RXRDY}}\downarrow$	t <sub>SINT</sub>	8, 9, 10, 11, 12		1	RCLK cycle
t <sub>d14</sub>	Delay time, read RBR/LSR to reset INTRPT	t <sub>RINT</sub>	8, 9, 10, 11, 12	C <sub>L</sub> = 75 pF	70	ns

(1) In the FIFO mode, the read cycle (RC) = 425 ns (min) between reads of the receive FIFO and the status registers (interrupt identification register or line status register).



### 5.11 Transmitter Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	ALT. SYMBOL	FIGURE	TEST CONDITIONS	MIN	MAX	UNIT
t <sub>d15</sub>	Delay time, initial write to transmit start	t <sub>IRS</sub>	13		8	24	baudout cycles
t <sub>d16</sub>	Delay time, start to INTRPT	t <sub>STI</sub>	13		8	10	baudout cycles
t <sub>d17</sub>	Delay time, $\overline{WR}$ (WR THR) to reset INTRPT	t <sub>HR</sub>	13	C <sub>L</sub> = 75 pF		50	ns
t <sub>d18</sub>	Delay time, initial write to INTRPT (THRE <sup>(1)</sup> )	t <sub>SI</sub>	13		16	34	baudout cycles
t <sub>d19</sub>	Delay time, read IIR <sup>(1)</sup> to reset INTRPT (THRE <sup>(1)</sup> )	t <sub>IR</sub>	13	C <sub>L</sub> = 75 pF		35	ns
t <sub>d20</sub>	Delay time, write to TXRDY inactive	t <sub>WXI</sub>	14, 15	C <sub>L</sub> = 75 pF		35	ns
t <sub>21</sub>	Delay time, start to TXRDY active	t <sub>SXA</sub>	14, 15	C <sub>L</sub> = 75 pF		9	baudout cycles

(1) THRE = transmitter holding register empty; IIR = interrupt identification register.

### 5.12 Modem Control Switching Characteristics

	PARAMETER	ALT. SYMBOL	FIGURE	MIN	MAX	UNIT
t <sub>d22</sub>	Delay time, WR MCR to output	t <sub>MDO</sub>	16		50	ns
t <sub>d23</sub>	Delay time, modem interrupt to set INTRPT	t <sub>SIM</sub>	16		35	ns
t <sub>d24</sub>	Delay time, RD MSR to reset INTRPT	t <sub>RIM</sub>	16		40	ns
t <sub>d25</sub>	Delay time, $\overline{\text{CTS}}$ low to SOUT $\downarrow$		17		24	baudout cycles
t <sub>d26</sub>	Delay time, RCV threshold byte to $\overline{\text{RTS}}\uparrow$		18		2	baudout cycles
t <sub>d27</sub>	Delay time, read of last byte in receive FIFO to $\overline{\text{RTS}}\downarrow$		18		2	baudout cycles
t <sub>d28</sub>	Delay time, first data bit of 16th character to $\overline{\text{RTS}} \uparrow$		19		2	baudout cycles
t <sub>d29</sub>	Delay time, $\overline{\text{RBRRD}}$ low to $\overline{\text{RTS}}\downarrow$		19		2	baudout cycles

over recommended ranges of supply voltage and operating free-air temperature,  $C_1 = 75 \text{ pF}$ 



#### **6** Parameter Measurement Information



図 6-1. Baud Generator Timing Waveforms



† Applicable only when ADS is low







<sup>†</sup> Applicable only when ADS is low

#### 図 6-3. Read Cycle Timing Waveforms











# 図 6-6. Receive FIFO Bytes Other Than the First Byte (DR Internal Bit Already Set) Waveforms



NOTE A: This is the reading of the last byte in the FIFO.

#### 図 6-7. Receiver Ready (RXRDY) Waveforms, FCR0 = 0 or FCR0 = 1 and FCR3 = 0 (Mode 0)





NOTES: A. This is the reading of the last byte in the FIFO. B. For a time-out interrupt,  $t_{d13}$  = 9 RCLKs.





**2** 6-9. Transmitter Timing Waveforms



図 6-10. Transmitter Ready (TXRDY) Waveforms, FCR0 = 0 or FCR0 = 1 and FCR3 = 0 (Mode 0)











図 6-13. TTS and SOUT Autoflow Control Timing (Start and Stop) Waveforms









図 6-15. Auto-RTS Timing for RCV Threshold of 14 Waveforms



### 7 Detailed Description

### 7.1 Autoflow Control (see 🗵 7-1)

Autoflow control is comprised of auto-CTS and auto-RTS. With auto-CTS, the CTS input must be active before the transmitter FIFO can emit data. With auto-RTS, RTS becomes active when the receiver needs more data and notifies the sending serial device. When RTS is connected to CTS, data transmission does not occur unless the receiver FIFO has space for the data; thus, overrun errors are eliminated using ACE1 and ACE2 from a TLC16C550C with the autoflow control enabled. If not, overrun errors occur when the transmit data rate exceeds the receiver FIFO read latency.



図 7-1. Autoflow Control (Auto-RTS and Auto-CTS) Example

### 7.2 Auto-RTS (see 🗵 7-1)

Auto- $\overline{\text{RTS}}$  data flow control originates in the receiver timing and control block (see  $\frac{1}{2}2 \neq 2.5$  7.6) and is linked to the programmed receiver FIFO trigger level. When the receiver FIFO level reaches a trigger level of 1, 4, or 8 (see  $\boxed{2}$  7-3),  $\overline{\text{RTS}}$  is deasserted. With trigger levels of 1, 4, and 8, the sending ACE may send an additional byte after the trigger level is reached (assuming the sending ACE has another byte to send) because it may not recognize the deassertion of  $\overline{\text{RTS}}$  until after it has begun sending the additional byte.  $\overline{\text{RTS}}$  is automatically reasserted once the RCV FIFO is emptied by reading the receiver buffer register.

When the trigger level is 14 (see Figure 4), RTS is deasserted after the first data bit of the 16th character is present on the SIN line. RTS is reasserted when the RCV FIFO has at least one available byte space.

### 7.3 Auto-CTS (see 🗵 7-1)

The transmitter circuitry checks  $\overline{\text{CTS}}$  before sending the next data byte. When  $\overline{\text{CTS}}$  is active, it sends the next byte. To stop the transmitter from sending the following byte,  $\overline{\text{CTS}}$  must be released before the middle of the last stop bit that is currently being sent (see  $\boxtimes$  7-2). The auto- $\overline{\text{CTS}}$  function reduces interrupts to the host system. When flow control is enabled,  $\overline{\text{CTS}}$  level changes do not trigger host interrupts because the device automatically controls its own transmitter. Without auto- $\overline{\text{CTS}}$ , the transmitter sends any data present in the transmit FIFO and a receiver overrun error may result

### 7.4 Enabling Autoflow Control and Auto-CTS

Autoflow control is enabled by setting modem control register bits 5 (autoflow enable or AFE) and 1 (RTS) to a 1. Autoflow incorporates both auto- $\overline{\text{RTS}}$  and auto- $\overline{\text{CTS}}$ . When only auto- $\overline{\text{CTS}}$  is desired, bit 1 in the modem control register should be cleared (this assumes that a control signal is driving  $\overline{\text{CTS}}$ ).



### 7.5 Auto-CTS and Auto-RTS Functional Timing



☑ 7-2. CTS Functional Timing Waveforms

#### NOTES:

- 1. When <u>CTS</u> is low, the transmitter keeps sending serial data out.
- 2. If CTS goes high before the middle of the last stop bit of the current byte, the transmitter finishes sending the current byte but it does not send the next byte.
- 3. When CTS goes from high to low, the transmitter begins sending data again.

The receiver FIFO trigger level can be set to 1, 4, 8, or 14 bytes. These are described in  $\boxtimes$  7-3 and  $\boxtimes$  7-4.



図 7-3. RTS Functional Timing Waveforms, RCV FIFO Trigger Level = 1, 4, or 8 Bytes

#### NOTES:

- 1. N = RCV FIFO trigger level (1, 4, or 8 bytes)
- 2. The two blocks in dashed lines cover the case where an additional byte is sent as described in the preceding auto-RTS section.



図 7-4. RTS Functional Timing Waveforms, RCV FIFO Trigger Level = 14 Bytes

#### NOTES:

- 1. RTS is deasserted when the receiver receives the first data bit of the sixteenth byte. The receive FIFO is full after finishing the sixteenth byte.
- 2. RTS is asserted again when there is at least one byte of space available and no incoming byte is in processing or there is more than one byte of space available.
- 3. When the receive FIFO is full, the first receive buffer register read reasserts RTS.



### 7.6 Functional Block Diagram



### 7.7 Principles of Operation

#### 表 7-1. Register Selection

DLAB <sup>(1)</sup>	A2	A1	A0	REGISTER		
0	L	L	L	Receiver buffer (read), transmitter holding register (write)		
0	L	L	Н	Interrupt enable register		
Х	L	Н	L	Interrupt identification register (read only)		
Х	L	Н	L	FIFO control register (write)		
Х	L	Н	Н	Line control register		
Х	Н	L	L	Modem control register		
Х	Н	L	Н	Line status register		

Copyright © 2023 Texas Instruments Incorporated

DLAB <sup>(1)</sup>	A2	REGISTER							
X H H L Modem status register									
X	Н	Н	H H Scratch register						
1	L	L	L	Divisor latch (LSB)					
1 L L H				Divisor latch (MSB)					

#### 表 7-1. Register Selection (continued)

(1) The divisor latch access bit (DLAB) is the most significant bit of the line control register. The DLAB signal is controlled by writing to this bit location (see Table 4).

表 7-2. ACE Reset Functions								
REGISTER/SIGNAL	RESET CONTROL	RESET STATE						
Interrupt enable register	Master reset	All bits cleared (0 - 3 forced and 4 - 7 permanent)						
Interrupt identification register	Master reset	Bit 0 is set, bits 1, 2, 3, 6, and 7 are cleared, and bits 4 – 5 are permanently cleared						
FIFO control register	Master reset	All bits cleared						
Line control register	Master reset	All bits cleared						
Modem control register	Master reset	All bits cleared (6 - 7 permanent)						
Line status register	Master reset	Bits 5 and 6 are set; all other bits are cleared						
Modem status register	Master reset	Bits 0 – 3 are cleared; bits 4 – 7 are input signals						
SOUT	Master reset	High						
INTRPT (receiver error flag)	Read LSR/MR	Low						
INTRPT (received data available)	Read RBR/MR	Low						
INTRPT (transmitter holding register empty)	Read IR/write THR/MR	Low						
INTRPT (modem status changes)	Read MSR/MR	Low						
OUT2	Master reset	High						
RTS	Master reset	High						
DTR	Master reset	High						
OUT1	Master reset	High						
Scratch register	Master reset	No effect						
Divisor latch (LSB and MSB) registers	Master reset	No effect						
Receiver buffer register	Master reset	No effect						
Transmitter holding register	Master reset	No effect						
RCVR FIFO	MR/FCR1 −FCR0/∆FCR0	All bits cleared						
XMIT FIFO	MR/FCR2 -FCR0/ΔFCR0	All bits cleared						

Copyright © 2023 Texas Instruments Incorporated



#### 7.7.1 Accessible Registers

The system programmer, using the CPU, has access to and control over any of the ACE registers that are summarized in  $\frac{1}{2}$  7-2. These registers control ACE operations, receive data, and transmit data. Descriptions of these registers follow  $\frac{1}{2}$  7-3.

	REGISTER ADDRESS											
	0 DLAB = 0	0 DLAB = 0	1 DLAB = 0	2	2	3	4	5	6	7	0 DLAB = 1	1 DLAB = 1
BIT NO.	Receiver Buffer Register (Read Only)	Transmitter Holding Register (Write Only)	Interrupt Enable Register	Interrupt Ident. Register (Read Only)	FIFO Control Register (Write Only)	Line Control Register	Modem Control Register	Line Status Register	Modem Status Register	Scratch Register	Divisor Latch (LSB)	Latch (MSB)
	RBR	THR	IER	lir	FCR	LCR	MCR	LSR	MSR	SCR	DLL	DLM
0	Data Bit 0 <sup>(1)</sup>	Data Bit 0	Enable Received Data Available Interrupt (ERBI)	0 if Interrupt Pending	FIFO Enable	Word Length Select Bit 0 (WLS0)	Data Terminal Ready (DTR)	Data Ready (DR)	Delta Clear to Send (ΔCTS)	Bit 0	Bit 0	Bit 8
1	Data Bit 1	Data Bit 1	Enable Transmitter Holding Register Empty Interrupt (ETBEI)	Interrupt ID Bit 1	Receiver FIFO Reset	Word Length Select Bit 1 (WLS1)	Request to Send (RTS)	Overrun Error (OE)	Delta Data Set Ready (ΔDSR)	Bit 1	Bit 1	Bit 9
2	Data Bit 2	Data Bit 2	Enable Receiver Line Status Interrupt (ELSI)	Interrupt ID Bit 2	Transmitt er FIFO Reset	Number of Stop Bits (STB)	OUT1	Parity Error (PE)	Trailing Edge Ring Indicator (TERI)	Bit 2	Bit 2	Bit 10
3	Data Bit 3	Data Bit 3	Enable Modem Status Interrupt (EDSSI)	Interrupt ID Bit 3 <sup>(2)</sup>	DMA Mode Select	Parity Enable (PEN)	OUT2	Framing Error (FE)	Delta Data Carrier Detect (ΔDCD)	Bit 3	Bit 3	Bit 11
4	Data Bit 4	Data Bit 4	0	0	Reserved	Even Parity Select (EPS)	Loop	Break Interrupt (BI)	Clear to Send (CTS)	Bit 4	Bit 4	Bit 12
5	Data Bit 5	Data Bit 5	0	0	Reserved	Stick Parity	Autoflow Control Enable (AFE)	Transmitt er Holding Register (THRE)	Data Set Ready (DSR)	Bit 5	Bit 5	Bit 13
6	Data Bit 6	Data Bit 6	0	FIFOs Enabled (2)	Receiver Trigger (LSB)	Break Control	0	Transmitt er Empty (TEMT)	Ring Indicator (RI)	Bit 6	Bit 6	Bit 14
7	Data Bit 7	Data Bit 7	0	FIFOs Enabled (2)	Receiver Trigger (MSB)	Divisor Latch Access Bit (DLAB)	0	Error in RCVR FIFO <sup>(2)</sup>	Data Carrier Detect (DCD)	Bit 7	Bit 7	Bit 15

#### 表 7-3. Summary of Accessible Registers

(1) Bit 0 is the least significant bit. It is the first bit serially transmitted or received.

(2) These bits are always 0 in the TL16C450 mode.



#### 7.7.2 FIFO Control Register (FCR)

The FCR is a write-only register at the same location as the IIR, which is a read-only register. The FCR enables and clears the FIFOs, sets the receiver FIFO trigger level, and selects the type of DMA signalling.

- Bit 0: This bit, when set, enables the transmitter and receiver FIFOs. Bit 0 must be set when other FCR bits are written to or they are not programmed. Changing this bit clears the FIFOs.
- Bit 1: This bit, when set, clears all bytes in the receiver FIFO and clears its counter. The shift register is not cleared. The 1 that is written to this bit position is self clearing.
- Bit 2: This bit, when set, clears all bytes in the transmit FIFO and clears its counter. The shift register is not cleared. The 1 that is written to this bit position is self clearing.
- Bit 3: When FCR0 is set, setting FCR3 causes RXRDY and TXRDY to change from level 0 to level 1.
- Bits 4 and 5: These two bits are reserved for future use.
- Bits 6 and 7: These two bits set the trigger level for the receiver FIFO interrupt (see 表 7-4).

BIT 7	BIT 6	RECEIVER FIFO TRIGGER LEVEL (BYTES)
0	0	01
0	1	04
1	0	08
1	1	14

#### 表 7-4. Receiver FIFO Trigger Level

#### 7.7.3 FIFO Interrupt Mode Operation

When the receiver FIFO and receiver interrupts are enabled (FCR0 = 1, IER0 = 1, IER2 = 1), a receiver interrupt occurs as follows:

- 1. The received data available interrupt is issued to the microprocessor when the FIFO has reached its programmed trigger level. It is cleared when the FIFO drops below its programmed trigger level.
- 2. The IIR receive data available indication also occurs when the FIFO trigger level is reached, and like the interrupt, it is cleared when the FIFO drops below the trigger level.
- 3. The receiver line status interrupt (IIR = 06) has higher priority than the received data available (IIR = 04) interrupt.
- 4. The data ready bit (LSR0) is set when a character is transferred from the shift register to the receiver FIFO. It is cleared when the FIFO is empty.

When the receiver FIFO and receiver interrupts are enabled:

- 1. At least one character is in the FIFO.
  - The most recent serial character was received more than four continuous character times ago (if two stop bits are programmed, the second one is included in this time delay).
  - The most recent microprocessor read of the FIFO has occurred more than four continuous character times before. This causes a maximum character received command to interrupt an issued delay of 160 ms at a 300 baud rate with a 12-bit character.
- 2. Character times are calculated by using the RCLK input for a clock signal (makes the delay proportional to the baud rate).
- 3. When a time-out interrupt has occurred, it is cleared and the timer is cleared when the microprocessor reads one character from the receiver FIFO.
- 4. When a time-out interrupt has not occurred, the time-out timer is cleared after a new character is received or after the microprocessor reads the receiver FIFO.

When the transmitter FIFO and THRE interrupt are enabled (FCR0 = 1, IER1 = 1), transmit interrupts occur as follows:

1. The transmitter holding register empty interrupt [IIR (3 - 0) = 2] occurs when the transmit FIFO is empty. It is cleared [IIR (3 - 0) = 1] when the THR is written to (1 to 16 characters may be written to the transmit FIFO while servicing this interrupt) or the IIR is read.



2. The transmitter holding register empty interrupt is delayed one character time minus the last stop bit time when there have not been at least two bytes in the transmitter FIFO at the same time since the last time that the FIFO was empty. The first transmitter interrupt after changing FCR0 is immediate if it is enabled.

#### 7.7.4 FIFO Polled Mode Operation

With FCR0 = 1 (transmitter and receiver FIFOs enabled), clearing IER0, IER1, IER2, IER3, or all four to 0 puts the ACE in the FIFO polled mode of operation. Since the receiver and transmitter are controlled separately, either one or both can be in the polled mode of operation.

In this mode, the user program checks receiver and transmitter status using the LSR. As stated previously:

- LSR0 is set as long as there is one byte in the receiver FIFO.
- LSR1 LSR 4 specify which error(s) have occurred. Character error status is handled the same way as when in the interrupt mode; the IIR is not affected since IER2 = 0.
- · LSR5 indicates when the THR is empty.
- LSR6 indicates that both the THR and TSR are empty.
- LSR7 indicates whether there are any errors in the receiver FIFO.

There is no trigger level reached or time-out condition indicated in the FIFO polled mode. However, the receiver and transmitter FIFOs are still fully capable of holding characters.

#### 7.7.5 Interrupt Enable Register (IER)

The IER enables each of the five types of interrupts (refer to  $\frac{1}{8}$  7-5) and enables INTRPT in response to an interrupt generation. The IER can also disable the interrupt system by clearing bits 0 through 3. The contents of this register are summarized in  $\frac{1}{8}$  7-3 and are described in the following bullets.

- Bit 0: When set, this bit enables the received data available interrupt.
- Bit 1: When set, this bit enables the THRE interrupt.
- Bit 2: When set, this bit enables the receiver line status interrupt.
- Bit 3: When set, this bit enables the modem status interrupt.
- Bits 4 through 7: These bits are not used (always cleared).

#### 7.7.6 Interrupt Identification Register (IIR)

The ACE has an on-chip interrupt generation and prioritization capability that permits a flexible interface with most popular microprocessors.

The ACE provides four prioritized levels of interrupts:

- Priority 1 Receiver line status (highest priority).
- Priority 2 Receiver data ready or receiver character time-out.
- Priority 3 Transmitter holding register empty.
- Priority 4 Modem status (lowest priority).

When an interrupt is generated, the IIR indicates that an interrupt is pending and encodes the type of interrupt in its three least significant bits (bits 0, 1, and 2). The contents of this register are summarized in  $\overline{x}$  7-3 and described in  $\overline{x}$  7-5. Detail on each bit is as follows:

- Bit 0: This bit is used either in a hardwire prioritized or polled interrupt system. When bit 0 is cleared, an interrupt is pending If bit 0 is set, no interrupt is pending.
- Bits 1 and 2: These two bits identify the highest priority interrupt pending as indicated in Table 3.
- Bit 3: This bit is always cleared in TL16C450 mode. In FIFO mode, bit 3 is set with bit 2 to indicate that a time-out interrupt is pending.
- Bits 4 and 5: These two bits are not used (always cleared).
- Bits 6 and 7: These bits are always cleared in TL16C450 mode. They are set when bit 0 of the FIFO control register is set.

INTERRUPT IDENTIFICATION REGISTER		PRIORITY	INTERRUPT TYPE	INTERRUPT SOURCE	INTERRUPT RESET METHOD		
BIT 3	BIT 2	BIT 1	BIT 0	LEVEL			
0	0	0	1	None	None	None	None
0	1	1	0	1	Receiver line status	Overrun error, parity error, framing error, or break interrupt	Read the line status register
0	1	0	0	2	Received data available	Receiver data available in the TL16C450 mode or trigger level reached in the FIFO mode	Read the receiver buffer register
1	1	0	0	2	Character time-out indication	No characters have been removed from or input to the receiver FIFO during the last four character times, and there is at least one character in it during this time	Read the receiver buffer register
0	0	1	0	3	Transmitter holding register empty	Transmitter holding register empty	Read the interrupt identification register(if source of interrupt) or writing into the transmitter holding register
0	0	0	0	4	Modem status	Clear to send, data set ready, ring indicator, or data carrier detect	Read the modem status register

### 表 7-5. Interrupt Control Functions



#### 7.7.7 Line Control Register (LCR)

The system programmer controls the format of the asynchronous data communication exchange through the LCR. In addition, the programmer is able to retrieve, inspect, and modify the contents of the LCR; this eliminates the need for separate storage of the line characteristics in system memory. The contents of this register are summarized in  $\frac{1}{2}$  7-3 and described in the following bulleted list.

Bits 0 and 1: These two bits specify the number of bits in each transmitted or received serial character. These bits are encoded as shown in  $\frac{1}{5}$  7-6.

A 1-0. Serial Character Word Length								
BIT 1	BIT 0	WORD LENGTH						
0	0	5 bits						
0	0 1							
1	0	7 bits						
1	1	8 bits						

#### 7.6. Carial Character Ward Langth

Bit 2: This bit specifies either one, one and one-half, or two stop bits in each transmitted character. When bit 2 is cleared, one stop bit is generated in the data. When bit 2 is set, the number of stop bits generated is dependent on the word length selected with bits 0 and 1. The receiver clocks only the first stop bit regardless of the number of stop bits selected. The number of stop bits generated in relation to word length and bit 2 are shown in 表 7-7.

BIT 2	WORD LENGTH SELECTED BY BITS 1 AND 2	NUMBER OF STOP BITS GENERATED								
0	Any word length	1								
1	5 bits	1 1/2								
1	6 bits	2								
1	7 bits	2								
1	8 bits	2								

#### 表 7-7. Number of Stop Bits Generated

- Bit 3: This bit is the parity enable bit. When bit 3 is set, a parity bit is generated in transmitted data between the last data word bit and the first stop bit. In received data, if bit 3 is set, parity is checked. When bit 3 is cleared, no parity is generated or checked.
- Bit 4: This bit is the even parity select bit. When parity is enabled (bit 3 is set) and bit 4 is set even parity (an even number of logic 1s in the data and parity bits) is selected. When parity is enabled and bit 4 is cleared, odd parity (an odd number of logic 1s) is selected.
- Bit 5: This bit is the stick parity bit. When bits 3, 4, and 5 are set, the parity bit is transmitted and checked as cleared. When bits 3 and 5 are set and bit 4 is cleared, the parity bit is transmitted and checked as set. If bit 5 is cleared, stick parity is disabled.
- Bit 6: This bit is the break control bit. Bit 6 is set to force a break condition; i.e., a condition where SOUT is forced to the spacing (cleared) state. When bit 6 is cleared, the break condition is disabled and has no affect on the transmitter logic; it only effects SOUT.
- Bit 7: This bit is the divisor latch access bit (DLAB). Bit 7 must be set to access the divisor latches of the baud generator during a read or write. Bit 7 must be cleared during a read or write to access the receiver buffer, the THR, or the IER.



### 7.7.8 Line Status Register (LSR)

<sup>1</sup>The LSR provides information to the CPU concerning the status of data transfers. The contents of this register are summarized in  $\pm$  7-3 and described in the following bulleted list.

- Bit 0: This bit is the data ready (DR) indicator for the receiver. DR is set whenever a complete incoming character has been received and transferred into the RBR or the FIFO. DR is cleared by reading all of the data in the RBR or the FIFO.
- Bit 1<sup>2</sup>:This bit is the overrun error (OE) indicator. When OE is set, it indicates that before the character in the RBR was read, it was overwritten by the next character transferred into the register. OE is cleared every time the CPU reads the contents of the LSR. If the FIFO mode data continues to fill the FIFO beyond the trigger level, an overrun error occurs only after the FIFO is full and the next character has been completely received in the shift register. An overrun error is indicated to the CPU as soon as it happens. The character in the shift register is overwritten, but it is not transferred to the FIFO.
- Bit 2 (see Footnote 2): This bit is the parity error (PE) indicator. When PE is set, it indicates that the parity of the received data character does not match the parity selected in the LCR (bit 4). PE is cleared every time the CPU reads the contents of the LSR. In the FIFO mode, this error is associated with the particular character in the FIFO to which it applies. This error is revealed to the CPU when its associated character is at the top of the FIFO.
- Bit 3 (see Footnote 2): This bit is the framing error (FE) indicator. When FE is set, it indicates that the received character didnot have a valid (set) stop bit. FE is cleared every time the CPU reads the contents of the LSR. In the FIFO mode, this error is associated with the particular character in the FIFO to which it applies. This error is revealed to the CPU when its associated character is at the top of the FIFO. The ACE tries to resynchronize after a framing error. To accomplish this, it is assumed that the framing error is due to the next start bit. The ACE samples this start bit twice and then accepts the input data.
- Bit 4 (see Footnote 2): This bit is the break interrupt (BI) indicator. When BI is set, it indicates that the received data input was held low for longer than a full-word transmission time. A full-word transmission time is defined as the total time to transmit the start, data, parity, and stop bits. BI is cleared every time the CPU reads the contents of the LSR. In the FIFO mode, this error is associated with the particular character in the FIFO to which it applies. This error is revealed to the CPU when its associated character is at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character transfer is enabled after SIN goes to the marking state for at least two RCLK samples and then receives the next valid start bit.
- Bit 5: This bit is the THRE indicator. THRE is set when the THR is empty, indicating that the ACE is ready to
  accept a new character. If the THRE interrupt is enabled when THRE is set, an interrupt is generated. THRE
  is set when the contents of the THR are transferred to the TSR. THRE is cleared concurrent with the loading
  of the THR by the CPU. In the FIFO mode, THRE is set when the transmit FIFO is empty; it is cleared when
  at least one byte is written to the transmit FIFO.
- Bit 6: This bit is the transmitter empty (TEMT) indicator. TEMT bit is set when the THR and the TSR are bothempty. When either the THR or the TSR contains a data character, TEMT is cleared. In the FIFO mode, TEMT is set when the transmitter FIFO and shift register are both empty.
- Bit 7: In the TL16C550C mode, this bit is always cleared. In the TL16C450 mode, this bit is always cleared. In the FIFO mode, LSR7 is set when there is at least one parity, framing, or break error in the FIFO. It is cleared when the microprocessor reads the LSR and there are no subsequent errors in the FIFO.

<sup>&</sup>lt;sup>1</sup> The line status register is intended for read operations only; writing to this register is not recommended outside of a factory testing environment.

<sup>&</sup>lt;sup>2</sup> Bits 1 through 4 are the error conditions that produce a receiver line status interrupt.



#### 7.7.9 Modem Control Register (MCR)

The MCR is an 8-bit register that controls an interface with a modem, data set, or peripheral device that is emulating a modem. The contents of this register are summarized in  $\frac{1}{2}$  7-3 and are described in the following bulleted list.

- Bit 0: This bit (DTR) controls the DTR output
- Bit 1: This bit (RTS) controls the RTS output
- Bit 2: This bit (OUT1) controls OUT1, a user-designated output signal.
- Bit 3: This bit (OUT2) controls OUT2, a user-designated output signal.

When any of bits 0 through 3 are set, the associated output is forced low. When any of these bits are cleared, the associated output is forced high.

- Bit 4: This bit (LOOP) provides a local loop back feature for diagnostic testing of the ACE. When LOOP is set, the following occurs:
- – The transmitter SOUT is set high.
  - The receiver SIN is disconnected.
  - The output of the TSR is looped back into the receiver shift register input.
  - The four modem control inputs (CTS, DSR, DCD, and RI) are disconnected.
  - The four modem control outputs (DTR, RTS, OUT1, and OUT2) are internally connected to the four modem control inputs.
  - The four modem control outputs are forced to the inactive (high) levels.
- Bit 5: This bit (AFE) is the autoflow control enable. When set, the autoflow control as described in the detailed description is enabled.

In the diagnostic mode, data that is transmitted is immediately received. This allows the processor to verify the transmit and receive data paths to the ACE. The receiver and transmitter interrupts are fully operational. The modem control interrupts are also operational, but the modem control interrupt's sources are now the lower four bits of the MCR instead of the four modem control inputs. All interrupts are still controlled by the IER.

The ACE flow can be configured by programming bits 1 and 5 of the MCR as shown in  $\frac{1}{2}$  7-8.

#### 表 7-8. ACE Flow Configuration

MCR BIT 5 (AFE)	MCR BIT 1 (RTS)	ACE FLOW CONFIGURATION
1	1	Auto-RTS and auto-CTS enabled (autoflow control enabled)
1	0	Auto-CTS only enabled
0	Х	Auto-RTS and auto-CTS disabled



#### 7.7.10 Modem Status Register (MSR)

The MSR is an 8-bit register that provides information about the current state of the control lines from the modem, data set, or peripheral device to the CPU. Additionally, four bits of this register provide change information; when a control input from the modem changes state, the appropriate bit is set. All four bits are cleared when the CPU reads the MSR. The contents of this register are summarized in  $\frac{1}{2}$  7-3 and are described in the following bulleted list.

- Bit 0: This bit is the change in clear-to-send (ΔCTS) indicator. ΔCTS indicates that the CTS input has changed state since the last time it was read by the CPU. When ΔCTS is set (autoflow control is not enabled and the modem status interrupt is enabled), a modem status interrupt is generated. When autoflow control is enabled (ΔCTS is cleared), no interrupt is generated.
- Bit 1: This bit is the change in data set ready (ΔDSR) indicator. ΔDSR indicates that the DSR input has changed state since the last time it was read by the CPU. When ΔDSR isset and the modem status interrupt is enabled, a modem status interrupt is generated.
- Bit 2: This bit is the trailing edge of the ring indicator (TERI) detector. TERI indicates that the RI input to the chip has changed from a low to a high level. When TERI is set and the modem status interrupt is enabled, a modem status interrupt is generated.
- Bit 3: This bit is the change in data carrier detect (ΔDCD) indicator. ΔDCD indicates that the DCD input to the chip has changed state since the last time it was read by the CPU. When ΔDCD is set and the modem status interrupt is enabled, a modem status interrupt is generated.
- Bit 4: This bit is the complement of the clear-to-send (CTS) input. When the ACE is in the diagnostic test mode (LOOP [MCR4] = 1), this bit is equal to the MCR bit 1 (RTS).
- Bit 5: This bit is the complement of the data set ready (DSR) input. When the ACE is in the diagnostic test mode (LOOP [MCR4] = 1), this bit is equal to the MCR bit 0 (DTR).
- Bit 6: This bit is the complement of the ring indicator (RI) input. When the ACE is in the diagnostic test mode (LOOP [MCR4] = 1), this bit is equal to the MCR bit 2 (OUT1).
- Bit 7: This bit is the complement of the data carrier detect (DCD) input. When the ACE is in the diagnostic test mode (LOOP [MCR4] = 1), this bit is equal to the MCR bit 3 (OUT2).



#### 7.7.11 Programming Baud Generator

The ACE contains a programmable baud generator that takes a clock input in the range between dc and 16 MHz and divides it by a divisor in the range between 1 and  $(2^{16}-1)$ . The output frequency of the baud generator is sixteen times (16 x) the baud rate. The formula for the divisor is:

```
divisor = XIN frequency input ÷ (desired baud rate x 16)
```

(1)

Two 8-bit registers, called divisor latches, store the divisor in a 16-bit binary format. These divisor latches must be loaded during initialization of the ACE in order to ensure desired operation of the baud generator. When either of the divisor latches is loaded, a 16-bit baud counter is also loaded to prevent long counts on initial load.

表 7-9 and 表 7-10 illustrate the use of the baud generator with crystal frequencies of 1.8432 MHz and 3.072 MHz respectively. For baud rates of 38.4 kbits/s and below, the error obtained is very small. The accuracy of the selected baud rate is dependent on the selected crystal frequency (refer to ⊠ 7-5 for examples of typical clock circuits).

DESIRED BAUD RATE	DIVISOR USED TO GENERATE 16 x CLOCK	PERCENT ERROR DIFFERENCE BETWEEN DESIRED AND ACTUAL
50	2304	
75	1536	
110	1047	0.026
134.5	857	0.058
150	768	
300	384	
600	192	
1200	96	
1800	64	
2000	58	0.69
2400	48	
3600	32	
4800	24	
7200	16	
9600	12	
19200	6	
38400	3	
56000	2	2.86

#### 表 7-9. Baud Rates Using a 1.8432-MHz Crystal

#### 表 7-10. Baud Rates Using a 3.072-MHz Crystal

DESIRED BAUD RATE	DIVISOR USED TO GENERATE 16 x CLOCK	PERCENT ERROR DIFFERENCE BETWEEN DESIRED AND ACTUAL
50	3840	
75	2560	
110	1745	0.026
134.5	1428	0.034
150	1280	
300	640	
600	320	
1200	160	
1800	107	0.312
2000	96	
2400	80	
3600	53	0.628



DESIRED BAUD RATE	DIVISOR USED TO GENERATE 16 x CLOCK	PERCENT ERROR DIFFERENCE BETWEEN DESIRED AND ACTUAL								
4800	40									
7200	27	1.23								
9600	20									
19200	10									
38400	5									

#### 表 7-10. Baud Rates Using a 3.072-MHz Crystal (continued)



2 7-5. Typical Clock Circuits

#### 表 7-11. TYPICAL CRYSTAL OSCILLATOR NETWORK

CRYSTAL	RP	RX2	C1	C2
3.072 MHz	1 MW	1.5 kW	10 – 30 pF	40 – 60 pF
1.8432 MHz	1 MW	1.5 kW	10 – 30 pF	40 – 60 pF

#### 7.7.12 Receiver Buffet Register (RBR)

The ACE receiver section consists of a receiver shift register (RSR) and a RBR. The RBR is actually a 16-byte FIFO. Timing is supplied by the 16 x receiver clock (RCLK). Receiver section control is a function of the ACE line control register.

The ACE RSR receives serial data from SIN. The RSR then concatenates the data and moves it into the RBR FIFO. In the TL16C450 mode, when a character is placed in the RBR and the received data available interrupt is enabled (IER0 = 1), an interrupt is generated. This interrupt is cleared when the data is read out of the RBR. In the FIFO mode, the interrupts are generated based on the control setup in the FIFO control register.

#### 7.7.13 Scratch Register

The scratch register is an 8-bit register that is intended for the programmer's use as a scratchpad in the sense that it temporarily holds the programmer's data without affecting any other ACE operation.

#### 7.7.14 Transmitter Holding Register (THR)

The ACE transmitter section consists of a THR and a transmitter shift register (TSR). The THR is actually a 16byte FIFO. Timing is supplied by BAUDOUT. Transmitter section control is a function of the ACE line control register.

The ACE THR receives data off the internal data bus and when the shift register is idle, moves it into the TSR. The TSR serializes the data and outputs it at SOUT. In the TL16C450 mode, if the THR is empty and the transmitter holding register empty (THRE) interrupt is enabled (IER1 = 1), an interrupt is generated. This interrupt is cleared when a character is loaded into the register. In the FIFO mode, the interrupts are generated based on the control setup in the FIFO control register.



# 8 Application Information



図 8-1. Basic TL16C550C Configuration



図 8-2. Typical Interface for a High Capacity Data Bus





図 8-3. Typical TL16C550C Connection to a CPU

(2)



# 9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

# 9.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 9.2 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

### 9.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 9.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。 正しい ESD 対策をとらないと、 デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 9.5 用語集

TI 用語集 この用語集には、用語や略語の一覧および定義が記載されています。



### 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TL16C550CFNR	ACTIVE	PLCC	FN	44	500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 70	TL16C550CFN	Samples
TL16C550CFNRG4	ACTIVE	PLCC	FN	44	500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 70	TL16C550CFN	Samples
TL16C550CIFNR	ACTIVE	PLCC	FN	44	500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TL16C550CIFN	Samples
TL16C550CIFNRG4	ACTIVE	PLCC	FN	44	500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TL16C550CIFN	Samples
TL16C550CIPTR	ACTIVE	LQFP	PT	48	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TA550CI	Samples
TL16C550CIPTRG4	ACTIVE	LQFP	PT	48	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TA550CI	Samples
TL16C550CPFBR	ACTIVE	TQFP	PFB	48	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	TA550CPFB	Samples
TL16C550CPTR	ACTIVE	LQFP	PT	48	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 70	TA550C	Samples
TL16C550CPTRG4	ACTIVE	LQFP	PT	48	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 70	TA550C	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### www.ti.com

# PACKAGE OPTION ADDENDUM

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com

Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL16C550CIPTR	LQFP	PT	48	1000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2
TL16C550CIPTR	LQFP	PT	48	1000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2
TL16C550CPFBR	TQFP	PFB	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2
TL16C550CPFBR	TQFP	PFB	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2
TL16C550CPTR	LQFP	PT	48	1000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2
TL16C550CPTR	LQFP	PT	48	1000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

9-May-2023



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL16C550CIPTR	LQFP	PT	48	1000	350.0	350.0	43.0
TL16C550CIPTR	LQFP	PT	48	1000	350.0	350.0	43.0
TL16C550CPFBR	TQFP	PFB	48	1000	350.0	350.0	43.0
TL16C550CPFBR	TQFP	PFB	48	1000	350.0	350.0	43.0
TL16C550CPTR	LQFP	PT	48	1000	350.0	350.0	43.0
TL16C550CPTR	LQFP	PT	48	1000	350.0	350.0	43.0

# **PFB0048A**



# **PACKAGE OUTLINE**

# TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC registration MS-026.



# **PFB0048A**

# **EXAMPLE BOARD LAYOUT**

# TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **PFB0048A**

# **EXAMPLE STENCIL DESIGN**

# TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

7. Board assembly site may have different recommendations for stencil design.



# **PACKAGE OUTLINE**

# LQFP - 1.6 mm max height

LOW PROFILE QUAD FLATPACK



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC registration MS-026.
   This may also be a thermally enhanced plastic package with leads conected to the die pads.



# **PT0048A**

# PT0048A

# **EXAMPLE BOARD LAYOUT**

# LQFP - 1.6 mm max height

LOW PROFILE QUAD FLATPACK



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PT0048A

# **EXAMPLE STENCIL DESIGN**

# LQFP - 1.6 mm max height

LOW PROFILE QUAD FLATPACK



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



# **GENERIC PACKAGE VIEW**

# PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4040005-4/C

# **FN0044A**



# **PACKAGE OUTLINE**

# PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



<sup>1.</sup> All linear dimensions are in inches. Any dimensions in brackets are in millimeters. Any dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- Dimension does not include mold protrusion. Maximum allowable mold protrusion .01 in [0.25 mm] per side.
   Reference JEDEC registration MS-018.



# FN0044A

# **EXAMPLE BOARD LAYOUT**

# PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# FN0044A

# **EXAMPLE STENCIL DESIGN**

# PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



#### 重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated