















TL16C750E

JAJSI95 - DECEMBER 2019

TL16C750E 128 バイト FIFO を備えた UART

特長

- 1.62V~5.5V の広い電源電圧範囲に対応
 - 5V および 3.3V で 6Mbps (発振器入力クロック 48MHz)
 - 5V および 3.3V で 3Mbps (発振器入力クロック 48MHz)
 - 3.3V で 2Mbps (発振器入力クロック 32MHz)
 - 2.5V ℃ 1.5Mbps (発振器入力クロック 24MHz)
 - 1.8V で 1Mbps (発振器入力クロック 16MHz)
- -40℃~105℃ の温度範囲で動作を規定
- 128 バイトの送信および受信 FIFO
- 6 ビットの分数ボーレート分周器
- ボーレート・ジェネレータをソフトウェアで選択 可能
- DMA、割り込み生成、ソフトウェア / ハードウェ ア・フロー制御用に送信および受信 FIFO のトリ ガ・レベルをプログラムおよび選択可能
- ソフトウェア / ハードウェア・フロー制御
 - Xon および Xoff 文字をプログラム可能 (Xon Any 文字も使用可能)
 - Auto-RTS および Auto-CTS-modem 制御機能を プログラム可能 (CTS、RTS、DSR、DTR、RI、 CD)
- 受信と送信の両方のデータの DMA 信号伝達が可
- RS-485 モードのサポート
- IrDA 機能
- スリープ・モードをプログラム可能
- シリアル・インターフェイスの特性をプログラム 可能
 - 5、6、7、8 ビット文字と 1、1.5、2 ストップ・ビットの
 - Even、Odd、パリティなしビットの生成と検出
- 偽スタート・ビットと改行の検出
- 内部テストおよびループバック機能

2 アプリケーション

- 産業用コンピューティング
- 通信用機器
- 白物家電

3 概要

TL16C750E は、128 バイトの FIFO、分数ボーレート機 能、自動ハードウェア / ソフトウェア・フロー制御機能を備 え最高 6Mbps のデータ・レートで動作するシングル

UART (Universal Asynchronous Receiver

Transmitter) です。このデバイスは、分数ボーレート、伝 送文字制御レジスタ (TCR) などの拡張機能を備えていま す。TCR は、ハードウェア / ソフトウェア・フロー制御中に CPU の介在なしに自動的に伝送を開始または停止する ための受信 FIFO のスレッショルド・レベルを保存します。


FIFO RDY レジスタを使用すると、ソフトウェアで TXRDY または RXRDY のステータスを取得できるため、追加の GPIO の使用数を節約できます。内蔵のステータス・レジ スタにより、エラーの表示、動作ステータスの取得、モデ ム・インターフェイスの制御が可能です。システム割り込み は、ユーザーの要件に応じてカスタマイズできます。内部 ループバック機能を使用して、オンボード診断が可能で す。TL16C750E は UART 機能を内蔵しており、その UART は独自のレジスタ・セットと FIFO を備えています。

製品情報(1)

型番	パッケージ	本体サイズ(公称)						
TL16C750E	TQFP (48)	7.00mm×7.00mm						

(1) 提供されているすべてのパッケージについては、データシートの末 尾にある注文情報を参照してください。

ブロック図







目次

1	特長 1		9.3 Feature Description	20
2	アプリケーション1		9.4 Device Functional Modes	32
3	概要1		9.5 Register Maps	34
4	改訂履歴 2	10	Application and Implementation	<mark>50</mark>
5	概要 (続き)		10.1 Application Information	50
6	Pin Configuration and Functions		10.2 Typical Application	50
7	_	11	Power Supply Recommendations	53
′	Specifications5	12	Layout	53
	7.1 Absolute Maximum Ratings 5		12.1 Layout Guidelines	
	7.2 ESD Ratings 5			
	7.3 Recommended Operating Conditions 5		12.2 Layout Examples	54
	7.4 Thermal Information6	13	デバイスおよびドキュメントのサポート	55
	7.5 Electrical Characteristics		13.1 ドキュメントのサポート	55
	7.6 Timing Requirements		13.2 ドキュメントの更新通知を受け取る方法	55
	7.7 Typical Characteristics		13.3 サポート・リソース	55
8	Parameter Measurement Information		13.4 商標	55
-			13.5 静電気放電に関する注意事項	
9	Detailed Description 19			
	9.1 Overview		13.6 Glossary	
	9.2 Functional Block Diagrams	14	メカニカル、パッケージ、および注文情報	55

4 改訂履歴

日付	リビジョン	注
2019年12月	*	初版




5 概要 (続き)

www.ti.com

このバージョンは AFR (Alternate Function Register) を内蔵しており、TL16C750 バージョンの性能を超える追加機能を実現するために使用されています。追加機能の 1 つは IrDA モードであり、2400bps~115.2kbps のボーレートの標準 IrDA (SIR) モードをサポートしています。もう 1 つの追加機能は、チャネルごとに出力ピン (DTRx) を備えることによる RS-485 バス・ドライバまたはトランシーバのサポートです。この出力ピンは、送信データが保留されている間 RS-485 ドライバを有効にしておくようにタイミングが調整されます。

UART 機能は ACE (Asynchronous Communications Element) とも呼ばれ、これらの用語は同じ意味です。本書の大部分では、TL16C750E デバイスに 2 つの ACE が内蔵されているという前提で、各 ACE の動作を説明します。

6 Pin Configuration and Functions



N.C. - No internal connection



Pin Functions

PIN			Fili Fullctions		
NAME	NO.	1/0	DESCRIPTION		
A0	28	ı	Address bit 0 select. Internal registers address selection. Refer to 🗵 30 for register address map.		
A1	27	1	Address bit 1 select. Internal registers address selection. Refer to 🗵 30 for register address map.		
A2	26	1	Address bit 2 select. Internal registers address selection. Refer to 🗵 30 for register address map.		
CD	40	1	Carrier detect (active low). A low on these pins indicates that a carrier has been detected by the modem.		
CS	11	I	Chip select. When $\overline{\text{CS}}$ is low, this input enables the ACE. When this input is high, the ACE remains inactive. When MODE is pulled low for " $\overline{\text{IOR}}$ Unused" mode, this will be pulled low and the state of $\overline{\text{IOW}}$ is read to determine if the transaction is a read or a write		
стѕ	38	ı	Clear to send. $\overline{\text{CTS}}$ is a modem status signal. Its condition can be checked by reading bit 4 ($\overline{\text{CTS}}$) of the modem status register. Bit 0 (Δ CTS) of the modem status register indicates that $\overline{\text{CTS}}$ has changed states since the last read from the modem status register. If the modem status interrupt is enabled when $\overline{\text{CTS}}$ changes levels and the auto-CTS mode is not enabled, an interrupt is generated. $\overline{\text{CTS}}$ is also used in the auto- $\overline{\text{CTS}}$ mode to control the transmitter.		
D0, D1, D2 D3, D4, D5, D6, D7	43, 44, 45 46, 47, 2, 3, 4	I/O	Data bus (bidirectional). These pins are the 8-bit, 3-state data bus for transferring information to or from the controlling CPU. D0 is the least significant bit and the first data bit in a transmit or receive serial data stream.		
DSR	39	I	Data set ready. \overline{DSR} is a modem status signal. Its condition can be checked by reading bit 5 (\overline{DSR}) of the modem status register. Bit 1 (ΔDSR) of the modem status register indicates \overline{DSR} has changed levels since the last read from the modem status register. If the modem status interrupt is enabled when \overline{DSR} changes levels, an interrupt is generated.		
DTR	33	0	Data terminal ready. When active (low), DTR informs a modem or data set that the ACE is ready to establish communication. DTR is placed in the active level by setting the DTR bit of the modem control register. DTR is placed in the inactive level either as a result of a master reset, during loop mode operation, or clearing the DTR These pins can also be used in the RS-485 mode to control an external RS-485 driver or transceiver.		
MODE	10	I	Interface mode select pin. This pin must be tied to VCC or to GND. If MODE is pulled to VCC, $\overline{\text{IOR}}$ is used in communication. If MODE is pulled to GND, $\overline{\text{IOR}}$ is NOT used for communication. Only the state of $\overline{\text{IOW}}$ is sampled when $\overline{\text{CS}}$ is toggled low to determine if the transaction is a read or a write. In this mode, $\overline{\text{IOR}}$ must be connected to VCC		
V _{SS}	18	GND	Power Reference		
INT	30	0	Interrupt. When active, INT informs the CPU that the ACE has an interrupt to be serviced. Four conditions that cause an interrupt to be issued are: a receiver error, received data that is available or timed out (FIFO mode only), an empty transmitter holding register, or an enabled modem status interrupt. INT is reset (deactivated) either when the interrupt is serviced or as a result of a master reset.		
ĪŌR	19	-	Read inputs. When IOR is active (low) while the ACE is selected, the CPU is allowed to read status information or data from ACE register.		
ĪOW	16	-	Write input (active low strobe). A valid low level on $\overline{\text{IOW}}$ transfers the contents of the data bus (D0 through D7) from the external CPU to an internal register that is defined by address bits A0 through A2.		
NC	1, 5, 6, 9, 12, 13, 17, 20, 21, 22, 24, 25, 34, 36, 37, 48		No internal connection		
ŌP	31	0	The state of this pin is defined by the user through the software settings of the MCR register, bit 3. INT is set to active mode and OP to logic 0 when the MCR-3 is set to logic 1. INT is set to the 3-state mode and OP to a logic 1 when MCR-3 is set to a logic 0		
RESET	35	I	Reset. RESET resets the internal registers and all the outputs. The UART transmitter output and the receiver input are disabled during reset time.		
RI	41	I	Ring indicator. \overline{RI} is a modem status signal. Its condition can be checked by reading bit 6 (\overline{RI}) of the modem status register. Bit 2 (TERI) of the modem status register indicates that \overline{RI} has transitioned from a low to a high level since the last read from the modem status register. If the modem status interrupt is enabled when this transition occurs, an interrupt is generated.		
RTS	32	0	Request to send. When active, $\overline{\text{RTS}}$ informs the modem or data set that the ACE is ready to receive data. $\overline{\text{RTS}}$ is set to the active level by setting the $\overline{\text{RTS}}$ modem control register bit and is set to the inactive (high) level either as a result of a master reset or during loop mode operations or by clearing bit 1 ($\overline{\text{RTS}}$) of the MCR. In the auto- $\overline{\text{RTS}}$ mode, $\overline{\text{RTS}}$ is set to the inactive level by the receiver threshold control logic		
RX	7	Ι	Receive data input. During the local loopback mode, this RX input pin is disabled and TX data is internally connected to the UART RX input internally. During normal mode, RX should be held high when no data is being received. This input also can be used in IrDA mode. For more information, see <i>IrDA Overview</i> .		
RXRDY	29	0	Receive ready (active low). RXRDY goes low when the trigger level has been reached or a timeout interrupt occurs. It go high when the RX FIFO is empty or there is an error in RX FIFO.		
TX	8	0	Transmit data. This output is associated with serial transmit data from the TL16C750E device. During the local loopback mode, the TX input pin is disabled and TX data is internally connected to the UART RX input.		
TXRDY	23	0	Transmit ready (active low). TXRDY goes low when there are a trigger level number of spaces available. They go high when the TX buffer is full.		
V _{CC}	42	PWR	Power supply inputs		



www.ti.com

Pin Functions (continued)

PIN		1/0	1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION	
XTAL1 14		I	Crystal or external clock input. XTAL1 functions as a crystal input or as an external clock input. A crystal can be connected between XTAL1 and XTAL2 to form an internal oscillator circuit (see 27). Alternatively, an external clock can be connected to XTAL1 to provide custom data rates.	
XTAL2 15		0	Output of the crystal oscillator or buffered clock. See also XTAL1. XTAL2 is used as a crystal oscillator output or buffered clock output.	

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	-0.5	6	V
V_{I}	Input voltage	-0.5	V _{CC} + 0.5	V
Vo	Output voltage	-0.5	V _{CC} + 0.5	V
T _A	Operating free-air temperature	-40	105	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electro	Clastrostatia dia shares	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	.,
	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

				MIN	NOM	MAX	UNIT
V _{CC} = 1	.8 V ±10%					<u>.</u>	
V _{CC}	Supply voltage			1.62	1.8	1.98	V
V_{I}	Input voltage			-0.3		0.9 × V _{CC}	V
V _{IH}	High-level input voltage			1.4			V
V _{IL}	Low-level input voltage	Low-level input voltage				0.4	V
V_{O}	Output voltage		0		V _{CC}	V	
I _{OH}	High-level output current	All outputs				-0.5	mA
I_{OL}	Low-level output current	All outputs				1	mA
	Oscillator/clock speed					16	MHz
T_A	Operating free-air temperature			-40		105	°C
V _{CC} = 2	2.5 V ±10%						
V_{CC}	Supply voltage			2.25	2.5	2.75	V
V_{I}	Input voltage			-0.3		$0.9 \times V_{CC}$	V
V_{IH}	High-level input voltage			1.8			V
V_{IL}	Low-level input voltage					0.6	V
Vo	Output voltage			0		V _{CC}	V
I_{OH}	High-level output current	All outputs				-1	mA
I _{OL}	Low-level output current	All outputs	·		·	2	mA
	Oscillator/clock speed					24	MHz
T_A	Operating free-air temperature			-40		105	°C
V _{CC} = 3	3.3 V ±10%						

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

TEXAS INSTRUMENTS

Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

V _{cc}			MIN	NOM	IVIAA	UNIT
	Supply voltage		3	3.3	3.6	V
V _I	Input voltage		-0.3		V _{CC}	V
V _{IH}	High-level input voltage		0.7 × V _{CC}			V
V _{IL}	Low-level input voltage				0.8	V
V _O	Output voltage		0		V_{CC}	V
он	High-level output current	All outputs			-1.8	mA
OL	Low-level output current	All outputs			3.2	mA
	Oscillator or clock speed				48	MHz
T _A	Operating free-air temperature		-40		105	°C
V _{CC} = 5 \	/ ±10%					
V _{CC}	Supply voltage		4.5	5	5.5	V
V _I	Input voltage		-0.3		V_{CC}	V
.,	High-level input voltage	Except XTAL1	2			V
V _{IH}	High-level input voltage	XTAL1	0.7 × V _{CC}		0.8 V _{CC} -1.8 3.2 48 105	V
.,	Low-level input voltage	Except XTAL1			8.0	V
V _{IL}	Low-level input voltage	XTAL1		0.3	× V _{CC}	V
Vo	Output voltage		0		V _{CC}	V
он	High-level output current	All outputs			-4	mA
OL	Low-level output current	All outputs			4	mA
	Oscillator or clock speed				48	MHz
T _A	Operating free-air temperature		-40		105	°C

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾		UNIT
	INERWAL METRIC**	48 PINS	UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	61	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	17.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
V _{CC} = 1.8	V						
V _{OH}	High-level output voltage	I _{OH} = -0.5 mA		1.3			V
V _{OL}	Low-level output voltage	I _{OL} = 1 mA				0.5	V
I _I	Input current	V _{CC} = 1.98 V, V _I = 0 to 1.98 V	V _{SS} = 0, All other terminals floating			10	μА
I _{OZ}	High-impedance state output current	V _{CC} = 1.98 V, V _O = 0 to 1.98 V	Chip selected in write mode or chip deselect			±20	μА
Icc	Supply current	V _{CC} = 1.98 V, DSR , CTS , and RI at 2	All other inputs at 0.4 V, No load on outputs, XTAL1 at 16 MHz, Baud rate = 1 Mb/s			6	mA
C _{I(CLK)}	Clock input capacitance				5	7	
C _{O(CLK)}	Clock output capacitance	$V_{CC} = 0$,	V _{SS} = 0,		5	7	-
Cı	Input capacitance	f = 1 MHz, All other terminals grounded	T _A = 25°C,		6	10	pF
Co	Output capacitance				10	15	
V _{CC} = 2.5	V					,	



www.ti.com

Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -1 mA		1.8			
V _{OL}	Low-level output voltage	I _{OL} = 2 mA				0.5	V
I	Input current	V _{CC} = 2.75 V, V _I = 0 to 2.75 V	V _{SS} = 0, All other terminals floating			10	μА
I _{OZ}	High-impedance state output current	V _{CC} = 2.75 V, V _O = 0 to 2.75 V	Chip selected in write mode or chip deselect			±20	μА
Icc	Supply current	V _{CC} = 2.75 V, DCD , CTS , and RI at 2	All other inputs at 0.6 V, No load on outputs, XTAL1 at 24 MHz, Baud rate = 1.5 Mb/s			13	mA
C _{I(CLK)}	Clock input capacitance				5	7	
C _{O(CLK)}	Clock output capacitance	$V_{CC} = 0$,	V _{SS} = 0,		5	7	_
Cı	Input capacitance	f = 1 MHz, All other terminals grounded	T _A = 25°C,		6	10	pF
Co	Output capacitance	7 in other terminale grounded			10	15	
V _{CC} = 3.3			1			-	
V _{OH}	High-level output voltage	I _{OH} = -1.8 mA		2.4			
V _{OL}	Low-level output voltage	I _{OL} = 3.2 mA				0.5	V
I	Input current	V _{CC} = 3.6 V, V _I = 0 to 3.6 V	V _{SS} = 0, All other terminals floating			10	μА
l _{OZ}	High-impedance state output current	V _{CC} = 3.6 V, V _O = 0 to 3.6 V	Chip selected in write mode or chip deselect			±20	μА
I _{CC}	Supply current	$V_{CC} = 3.6 \text{ V}, \overline{\text{DSR}}, \overline{\text{CTS}}, \text{ and } \overline{\text{RI}} \text{ at 2 V}$	All other inputs at 0.8 V, No load on outputs, XTAL1 at 32 MHz, Baud rate = 2 Mb/s			25	mA
C _{I(CLK)}	Clock input capacitance				5	7	
C _{O(CLK)}	Clock output capacitance	V _{CC} = 0,	$V_{SS} = 0,$ $T_A = 25^{\circ}C,$		5	7	
C _I	Input capacitance	f = 1 MHz,			6	10	pF
Co	Output capacitance	All other terminals grounded			10	15	
V _{CC} = 5 \							
V _{OH}	High-level output voltage	I _{OH} = -4 mA		4			
V _{OL}	Low-level output voltage	I _{OL} = 4 mA				0.5	V
I _I	Input current	$V_{CC} = 5.5 \text{ V},$ $V_{I} = 0 \text{ to } 5.5 \text{ V}$	V _{SS} = 0, All other terminals floating			10	μА
I _{OZ}	High-impedance state output current	V _{CC} = 5.5 V, V _O = 0 to 5.5 V	Chip selected in write mode or chip deselect			±20	μА
I _{cc}	Supply current	$V_{CC} = 5.5 \text{ V}, \overline{DSR}, \overline{CTS}, \text{ and } \overline{RI} \text{ at 2 V}$	All other inputs at 0.8 V, No load on outputs, XTAL1 at 48 MHz, Baud rate = 3 Mb/s			60	mA
C _{I(CLK)}	Clock input capacitance				5	7	
C _{O(CLK)}	Clock output capacitance	$V_{CC} = 0,$	V _{SS} = 0,		5	7	_
Cı	Input capacitance	f = 1 MHz, All other terminals grounded	T _A = 25°C,		6	10	pF
Co	Output capacitance	7 iii Julier terriiiriais grounded			10	15	

7.6 Timing Requirements

 T_A = -40°C to 105°C, V_{CC} = 1.8 V to 5 V ±10% (unless otherwise noted)

		LIMITS						
		1.8 V 2.5 V			.3 V	5 V		UNIT
		MIN MAX	MIN M	AX MII	MAX	MIN MA	X	
IOR Use	ed (MODE = VCC)							
t _{RESET}	Reset pulse width	200	200	20)	200		ns
C_P	CP clock period	63	42	20)	20		ns
t _{3w}	Oscillator or clock speed	16	6	24	48		18	MHz

TEXAS INSTRUMENTS

Timing Requirements (continued)

 T_A = -40°C to 105°C, V_{CC} = 1.8 V to 5 V ±10% (unless otherwise noted)

Data disable time	'A - '	0° C to 105°C, $V_{CC} = 1.8 \text{ V to 5}$	V =1070 (dinecco canorii	loo notou,	,		LIM	ITS				
Modes hold time				1.8	٧	2.5	V	3.3	٧	5 '	v	UNIT
March Address hold time See 2 and 2 4 15 10 7 5 ns				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Fig. Address hold time See R 2 and R 4 15 10 7 5 5 ns	t _{6s}	Address setup time		65		45		30		20		ns
The part See 22 and 24 85 70 60 40 65 60 40 65 60 60 60 60 60 60 6		Address hold time	See 図 2 and 図 4	15		10		7		5		ns
		IOR strobe width	See 図 2 and 図 4	85		70		50		40		ns
Delay from IOR to data See ≅ 4 90 55 35 25 ns	-	Read cycle delay	See ℤ 4	85		70		60		50		ns
Data disable time	t _{12d}	Delay from IOR to data	See ℤ 4		90		55		35		25	ns
Witte cycle delay	t _{12h}	Data disable time			45		30		20		15	ns
Wilter cycle delay See 82 85 70 60 50 ns	t _{13w}	IOW strobe width	See 図 2	85		70		50		40		ns
Delay from IOW to output See ⊠ 2 35 25 15 10 ns	t _{15w}	Write cycle delay	See 図 2	85		70		60		50		ns
Delay from IOW to output So-pF load, see 図 6 80 50 35 25 ns	t _{16s}	Data setup time	See 🗵 2	70		50		30		20		ns
Delay to set interrupt from MODEM 50-pF load, see 図 6 120 80 50 35 ns	t _{16h}	Data hold time	See 🗵 2	35		25		15		10		ns
Injust I	t _{17d}	Delay from IOW to output	50-pF load, see 図 6		80		50		35		25	ns
Delay from stop to set interrupt See	t _{18d}		50-pF load, see 図 6		120		80		50		35	ns
Delay from stop to set interrupt See ⊠ 8	t _{19d}	Delay to reset interrupt from IOR	50-pF load		100		65		40		30	ns
Delay from stop to interrupt See 2 14	t _{20d}	Delay from stop to set interrupt	See 図 8		1		1		1		1	baudrate
Delay from stop to interrupt See 14	t _{21d}	Delay from IOR to reset interrupt	50-pF load, see 図 8		100		65		40		30	ns
	t _{22d}	Delay from stop to interrupt	See 図 14		1		1		1		1	baudrate
Delay from stop to set RXRDY See 図 10 and 図 12	t _{23d}	,	See 図 14	8	24	8	24	8	24	8	24	baudrate
Delay from IOR to reset RXRDY See 10 and 12 100 65 40 30 ns	t _{24d}	Delay from IOW to reset interrupt	See 🗵 14		90		60		35		25	ns
Delay from IOW to set TXRDY See 16 and 80 50 35 25 ns	t _{25d}	Delay from stop to set RXRDY	See 図 10 and 図 12		1		1		1		1	baudrate
Delay from IOW to set TXRDY See 16 and 80 50 35 25 ns	t _{26d}	Delay from IOR to reset RXRDY	See 図 10 and 図 12		100		65		40		30	ns
No IOR (MODE = GND) Interest Reset pulse width 200 200 200 200 200 200 30 3	t _{27d}	Delay from IOW to set TXRDY	See ☑ 16 and		80		50		35		25	ns
Reset pulse width	t _{28d}	Delay from start to reset TXRDY	See ☑ 16 and		16		16		16		16	baudrate
Correct Corr	No IOR	(MODE = GND)			<u> </u>		<u> </u>		<u> </u>			
t3sw Oscillator or clock speed 16 24 48 48 MHz t6se Address setup time 70 45 30 20 ns t6se Address setup time 70 45 30 20 ns t6se Address hold time See Ø 5 85 70 60 50 ns t6se Read cycle delay See Ø 5 85 70 60 50 ns t12d Delay from CS to data See Ø 5 95 66 40 25 ns t12d Data disable time 45 30 20 15 ns t12m Data disable time 45 30 20 15 ns t12m Write cycle delay See Ø 3 85 70 50 40 ns t15m Write cycle delay See Ø 3 85 70 60 50 ns t15m Write cycle delay See Ø 3 85 70 6	t _{RESET}	Reset pulse width		200		200		200		200		ns
Address setup time TO	C _P	CP clock period		63		42		20		20		ns
See 3 and 5 15 10 7 5	t _{3w}	Oscillator or clock speed			16		24		48		48	MHz
blow blow Read cycle delay See ≥ 5 85 70 60 50 ns t12d Delay from CS to data See ≥ 5 95 65 40 25 ns t12b Data disable time 45 30 20 15 ns t13w IOW strobe width See ≥ 3 85 70 50 40 ns t13w Write cycle delay See ≥ 3 85 70 60 50 ns t16b Data setup time See ≥ 3 85 70 60 50 ns t16b Data hold time See ≥ 3 80 50 35 25 ns t17d Delay from CS to output 50-pF load, see ≥ 6 80 50 35 25 ns t11db Delay from CS to output 50-pF load, see ≥ 6 120 75 45 35 ns t11db Delay from Stop to set interrupt from CS 50-pF load, see ≥ 8 1 1 1 1 1 <td>t_{6s}</td> <td>Address setup time</td> <td></td> <td>70</td> <td></td> <td>45</td> <td></td> <td>30</td> <td></td> <td>20</td> <td></td> <td>ns</td>	t _{6s}	Address setup time		70		45		30		20		ns
t1 _{12d} Delay from CS to data See Ø 5 95 65 40 25 ns t1 _{2h} Data disable time 45 30 20 15 ns t1 _{3W} IOW strobe width See Ø 3 85 70 50 40 ns t1 _{5W} Write cycle delay See Ø 3 85 70 60 50 ns t1 _{5W} Data setup time See Ø 3 85 70 60 50 ns t1 _{6B} Data hold time See Ø 3 80 50 35 25 ns t1 ₇₇ Delay from CS to output 50-pF load, see Ø 6 80 50 35 25 ns t1 _{18d} Delay from CS to output 50-pF load, see Ø 6 80 50 35 25 ns t1 _{19d} Delay to reset interrupt from MODEM input 50-pF load, see Ø 6 120 75 45 35 ns t2 _{10d} Delay from stop to set interrupt See Ø 8 1 1 1	t _{6h}	Address hold time	See 図 3 and 図 5	15		10		7		5		ns
Data disable time	t _{9w}	Read cycle delay	See 図 5	85		70		60		50		ns
See	t _{12d}	Delay from CS to data	See 図 5		95		65		40		25	ns
tt _{15w} Write cycle delay See 図 3 85 70 60 50 ns tt _{16s} Data setup time See 図 3 75 50 30 25 ns t _{16h} Data hold time See 図 3 80 50 35 25 ns t _{17d} Delay from CS to output 50-pF load, see 図 6 80 50 35 25 ns t _{18d} Delay to set interrupt from MODEM input 50-pF load, see 図 6 120 75 45 35 ns t _{19d} Delay to reset interrupt from CS 50-pF load, see 図 6 120 75 45 35 ns t _{20d} Delay from stop to set interrupt See 図 8 1 1 1 1 baudrate t _{22d} Delay from IOR to reset interrupt See 図 14 1 1 1 1 1 1 1 baudrate t _{22d} Delay from initial CS reset to transmit start See 図 14 8 24 8 24 8 24 <	t _{12h}	Data disable time			45		30		20		15	ns
tt _{16s} Data setup time See 図 3 75 50 30 25 ns tt _{16h} Data hold time See 図 3 80 50 35 25 ns t _{17d} Delay from CS to output 50-pF load, see 図 6 80 50 35 25 ns t _{18d} Delay to set interrupt from MODEM input 50-pF load, see 図 6 120 75 45 35 ns t _{19d} Delay to reset interrupt from CS 50-pF load 95 65 40 30 ns t _{20d} Delay from stop to set interrupt See 図 8 1 1 1 1 1 baudrate t _{22d} Delay from IOR to reset interrupt See 図 14 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1	t _{13w}	IOW strobe width	See 図 3	85		70		50		40		ns
tt _{16h} Data hold time See 図 3 80 50 35 25 ns t _{17d} Delay from CS to output 50-pF load, see 図 6 80 50 35 25 ns t _{18d} Delay to set interrupt from MODEM input 50-pF load, see 図 6 120 75 45 35 ns t _{19d} Delay to reset interrupt from CS 50-pF load 95 65 40 30 ns t _{20d} Delay from stop to set interrupt See 図 8 1 1 1 1 1 baudrate t _{22d} Delay from IOR to reset interrupt See 図 14 1 1 1 1 1 1 1 1 1 baudrate t _{23d} Delay from stop to interrupt See 図 14 8 24 8 24 8 24 8 24 8 24 8 24 8 24 8 24 8 24 8 24 8 24 8 24 8 24	t _{15w}	Write cycle delay	See 図 3	85		70		60		50		ns
Delay from CS to output 50-pF load, see 🗵 6 80 50 35 25 ns t _{18d} Delay to set interrupt from MODEM input 50-pF load, see 🗵 6 120 75 45 35 ns t _{19d} Delay to reset interrupt from CS 50-pF load 95 65 40 30 ns t _{20d} Delay from stop to set interrupt See 🗵 8 1 1 1 1 1 1 baudrate t _{21d} Delay from IOR to reset interrupt 50-pF load, see 🗵 8 85 55 40 30 ns t _{22d} Delay from stop to interrupt See 🗵 14 1 1 1 1 1 baudrate t _{23d} Delay from initial CS reset to transmit start See 🗵 14 8 24 8 24 8 24 baudrate t _{24d} Delay from IOW to reset interrupt See 🗵 14 90 60 40 25 ns Delay from stop to set RXRDY See 🗵 10 and 🗵 12 1 1 1 1 baudrate	t _{16s}	Data setup time	See ℤ 3	75		50		30		25		ns
t18d Delay to set interrupt from MODEM input 50-pF load, see 図 6 120 75 45 35 ns t19d Delay to reset interrupt from CS 50-pF load 95 65 40 30 ns t20d Delay from stop to set interrupt See 図 8 1 1 1 1 1 1 baudrate t21d Delay from IOR to reset interrupt 50-pF load, see 図 8 85 55 40 30 ns t22d Delay from stop to interrupt See 図 14 1 1 1 1 1 1 baudrate t23d Delay from initial CS reset to transmit start See 図 14 8 24 <th< td=""><td>t_{16h}</td><td>Data hold time</td><td>See 図 3</td><td>80</td><td></td><td>50</td><td></td><td>35</td><td></td><td>25</td><td></td><td>ns</td></th<>	t _{16h}	Data hold time	See 図 3	80		50		35		25		ns
titled input 50-pF load, see ≥ 6 120 75 45 35 ns t _{19d} Delay to reset interrupt from CS 50-pF load 95 65 40 30 ns t _{20d} Delay from stop to set interrupt See ≥ 8 1 1 1 1 1 1 baudrate t _{21d} Delay from IOR to reset interrupt See ≥ 14 1 1 1 1 1 1 1 baudrate t _{22d} Delay from stop to interrupt See ≥ 14 8 24	t _{17d}	Delay from CS to output	50-pF load, see 図 6		80		50		35		25	ns
Delay from stop to set interrupt See 図 8 1 1 1 1 1 1 1 1 1 1 1 1 1	t _{18d}		50-pF load, see 図 6		120		75		45		35	ns
Delay from IOR to reset interrupt 50-pF load, see 8 85 55 40 30 ns	t _{19d}	Delay to reset interrupt from CS	50-pF load		95		65		40		30	ns
Delay from stop to interrupt See 🗵 14 1 1 1 1 1 1 1 1 1 1 1 1	t _{20d}	Delay from stop to set interrupt	See 🗵 8		1	-	1	-	1	-	1	baudrate
t23d Delay from initial CS reset to transmit start See 図 14 8 24 <	t _{21d}	Delay from IOR to reset interrupt	50-pF load, see 図 8		85		55		40		30	ns
tell start See 2 14 8 24	t _{22d}	Delay from stop to interrupt	See 図 14		1		1		1		1	baudrate
Delay from stop to set RXRDY See 🗵 10 and 🗵 12	t _{23d}		See 図 14	8	24	8	24	8	24	8	24	baudrate
t _{25d} Delay from stop to set RXRDY See 🗵 10 and 🗵 12	t _{24d}	Delay from IOW to reset interrupt	See 図 14		90		60		40		25	ns
t _{26d} Delay from CS to reset RXRDY See 図 10 and 図 12 95 60 35 25 ns	t _{25d}	Delay from stop to set RXRDY	See 図 10 and 図 12		1		1		1		1	baudrate
	t _{26d}	Delay from CS to reset RXRDY	See 図 10 and 図 12		95		60		35		25	ns



Timing Requirements (continued)

 T_A = -40°C to 105°C, V_{CC} = 1.8 V to 5 V ±10% (unless otherwise noted)

				LIMITS							
			1.8	1.8 V		V	3.3 V		5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{27d}	Delay from CS to set TXRDY	See 図 16 and		80		50		35		25	ns
t _{28d}	Delay from start to reset TXRDY	See 図 16 and		16		16		16		16	baudrate
t _{29h}	IOW hold time to CS	See 図 3 and 図 5	15		10		7		5		ns
t _{29s}	IOW setup time to CS	See 図 3 and 図 5	70		50		30		20		ns

7.7 Typical Characteristics

Tested as per electrical characteristics table




図 1. I_{CC} vs Temperature

8 Parameter Measurement Information




図 2. General Write Timing (IOR and IOW Mode, MODE = VCC)







図 3. General Write Timing (IOW Only Mode, MODE = GND)



☑ 4. General Read Timing (IOR and IOW Mode, MODE = VCC)



☑ 5. General Read Timing (IOW Only Mode, MODE = GND)








図 7. Modem or Output Timing (IOW Only Mode, MODE = GND)




図 8. Receive Timing (IOR and IOW Mode, MODE = VCC)




図 9. Receive Timing (IOW Only Mode, MODE = GND)




図 10. Receive Ready Timing in Non-FIFO Mode (IOR and IOW Mode, MODE = VCC)



Parameter Measurement Information (continued)




図 11. Receive Ready Timing in Non-FIFO Mode (IOW Only Mode, MODE = GND)




図 12. Receive Timing in FIFO Mode (IOR and IOW Mode, MODE = VCC)





図 13. Receive Timing in FIFO Mode (IOW Only Mode, MODE = GND)



☑ 14. Transmit Timing (IOR and IOW Mode, MODE = VCC)




図 15. Transmit Timing (IOW Only Mode, MODE = GND)




図 16. Transmit Ready Timing in Non-FIFO Mode (IOR and IOW Mode, MODE = VCC)




図 17. Transmit Ready Timing in Non-FIFO Mode (IOW Only Mode, MODE = GND)



9 Detailed Description

9.1 Overview

www.tij.co.jp

The TL16C750E UART is pin-compatible with the TL16C550D UART in the PFB package. It provides more enhanced features. All additional features are provided through a special enhanced features register.

The TL16C750E UART performs serial-to-parallel conversion on data characters received from peripheral devices or modems and parallel-to-parallel conversion on data characters transmitted by the processor. The complete status of the TL16C750E UART can be read at any time during functional operation by the processor.

The UART transmits data sent to it from the peripheral 8-bit bus on the TX signal and receives characters on the RX signal. Characters can be programmed to be 5, 6, 7, or 8 bits. The UART has a 128-byte receive FIFO and transmit FIFO and can be programmed to interrupt at different trigger levels. The UART generates its own desired baud rate based upon a programmable divisor and its input clock. It can transmit even, odd, or no parity and 1-, 1.5-, or 2-stop bits. The receiver can detect break, idle or framing errors, FIFO overflow, and parity errors. The transmitter can detect FIFO underflow. The UART also contains a software interface for modem control operations, software flow control and hardware flow control capabilities.

9.2 Functional Block Diagrams





図 18. TL16C750E Functional Block Diagram

JAJSI95 – DECEMBER 2019 www.tij.co.jp

TEXAS INSTRUMENTS

Functional Block Diagrams (continued)



NOTE: The vote logic determines whether the RX data is a logic 1 or 0. It takes three samples of the RX line and uses a majority vote to determine the logic level received. The vote logic operates on all bits received.

図 19. TL16C750E Functional Block Diagram – Control Blocks

9.3 Feature Description

9.3.1 UART Modes

The TL16C750E UART can be placed in an alternate mode (FIFO mode) relieving the processor of excessive software overhead by buffering received and transmitted characters.

The TL16C750E UART has selectable hardware flow control and software flow control. Both schemes significantly reduce software overhead and increase system efficiency by automatically controlling serial data flow. Hardware flow control uses the RTS output and CTS input signals. Software flow control uses programmable Xon and Xoff characters.

9.3.2 Trigger Levels

The TL16C750E UART provides independent selectable and programmable trigger levels for both receiver and transmitter DMA and interrupt generation. After reset, both transmitter and receiver FIFOs are disabled and so, in effect, the trigger level is the default value of one byte. The selectable trigger levels are available through the FCR. The programmable trigger levels are available through the TLR.

Both the receiver and transmitter FIFOs can store up to 128 bytes (including three additional bits of <u>error status</u> per byte for the receiver FIFO) and have selectable or programmable trigger levels. Primary outputs RXRDY and TXRDY allow signaling of DMA transfers.

Feature Description (continued)

注

When writing data into the transmit FIFO, the transmission starts immediately, which shifts the first element out of the FIFO. Depending on the speed of the processor, it may be possible to get a pulse on the TXRDY pin, since the level falls below the trigger threshold.


9.3.3 Hardware Flow Control

Hardware flow control is composed of auto- $\overline{\text{CTS}}$ and auto- $\overline{\text{RTS}}$. Auto- $\overline{\text{CTS}}$ and auto- $\overline{\text{RTS}}$ can be enabled or disabled independently by programming EFR[7:6].

With auto-CTS, CTS must be active before the UART can transmit data. Auto-RTS only activates the RTS output when there is enough room in the FIFO to receive data and deactivates the RTS output when the RX FIFO is sufficiently full. The HALT and RESTORE trigger levels in the TCR determine the levels at which RTS is activated or deactivated. If both auto-CTS and auto-RTS are enabled, when RTS is connected to CTS, data transmission does not occur unless the receiver FIFO has empty space. Thus, overrun errors are eliminated during hardware flow control. If not enabled, overrun errors occur if the transmit data rate exceeds the receive FIFO servicing latency.

9.3.4 Auto-RTS

Auto-RTS data flow control originates in the receiver block (see 2 18). 20 shows RTS functional timing. The receiver FIFO trigger levels used in Auto-RTS are stored in the TCR. RTS is active if the RX FIFO level is below the HALT trigger level in TCR[3:0]. When the receiver FIFO HALT trigger level is reached, RTS is deasserted. The sending device (for example, another UART) may send an additional byte after the trigger level is reached (assuming the sending UART has another byte to send) because it may not recognize the deassertion of RTS until it has begun sending the additional byte. RTS is automatically reasserted once the receiver FIFO reaches the RESUME trigger level programmed via TCR[7:4]. This reassertion allows the sending device to resume transmission.




- A. N = receiver FIFO trigger level B.
- B. The two blocks in dashed lines cover the case where an additional byte is sent as described in Auto-RTS.

図 20. RTS Functional Timing

9.3.5 Auto-CTS

The transmitter circuitry checks $\overline{\text{CTS}}$ before sending the next data byte. When $\overline{\text{CTS}}$ is active, the transmitter sends the next byte. To stop the transmitter from sending the following byte, $\overline{\text{CTS}}$ must be deasserted before the middle of the last stop bit that is currently being sent. The auto- $\overline{\text{CTS}}$ function reduces interrupts to the host system. When flow control is enabled, the $\overline{\text{CTS}}$ state changes and need not trigger host interrupts because the device automatically controls its own transmitter. Without auto- $\overline{\text{CTS}}$, the transmitter sends any data present in the transmit FIFO and a receiver overrun error can result. $\boxed{2}$ 21 shows $\overline{\text{CTS}}$ functional timing, and $\boxed{2}$ 22 shows an example of autoflow control.

Feature Description (continued)



- A. When CTS is low, the transmitter keeps sending serial data out.
- B. When CTS goes high before the middle of the last stop bit of the current byte, the transmitter finishes sending the current byte, but it does not send the next byte.
- C. When CTS goes from high to low, the transmitter begins sending data again.

図 21. CTS Functional Timing




図 22. Autoflow Control (Auto-RTS and Auto-CTS) Example

9.3.6 Software Flow Control

Software flow control is enabled through the enhanced feature register and the modem control register. Different combinations of software flow control can be enabled by setting different combinations of EFR[3-0]. 表 1 shows software flow control options.

Two other enhanced features relate to software flow control:

- Xon Any Function [MCR(5): Operation resumes after receiving any character after recognizing the Xoff character.
- Special Character [EFR(5)]: Incoming data is compared to Xoff2. Detection of the special character sets the
 Xoff interrupt [IIR(4)] but does not halt transmission. The Xoff interrupt is cleared by a read of the IIR. The
 special character is transferred to the RX FIFO.

注

It is possible for an Xon1 character to be recognized as an Xon Any character, which could cause an Xon2 character to be written to the RX FIFO.



表 1. Software Flow Control Options EFR[3:0]

BIT 3	BIT 2	BIT 1	BIT 0	TX, RX SOFTWARE FLOW CONTROLS
0	0	Х	Х	No transmit flow control
1	0	X	Х	Transmit Xon1, Xoff1
0	1	X	Х	Transmit Xon2, Xoff2
1	1	Х	Х	Transmit Xon1, Xon2: Xoff1, Xoff2
Х	Х	0	0	No receive flow control
Х	Х	1	0	Receiver compares Xon1, Xoff1
Х	X	0	1	Receiver compares Xon2, Xoff2
1	0	1	1	Transmit Xon1, Xoff1 Receiver compares Xon1 or Xon2, Xoff1 or Xoff2
0	1	1	1	Transmit Xon2, Xoff2 Receiver compares Xon1 or Xon2, Xoff1 or Xoff2
1	1	1	1	Transmit Xon1, Xon2: Xoff1, Xoff2 Receiver compares Xon1 and Xon2: Xoff1 and Xoff2
0	0	1	1	No transmit flow control Receiver compares Xon1 and Xon2: Xoff1 and Xoff2

When software flow control operation is enabled, the TL16C750E device compares incoming data with Xoff1 and Xoff2 programmed characters (in certain cases Xoff1 and Xoff2 must be received sequentially). (1) When an Xoff character is received, transmission is halted after completing transmission of the current character. Xoff character detection also sets IIR[4] and causes INT to go high (if enabled via IER[5]).

To resume transmission an Xon1 and Xon2 character must be received (in certain cases Xon1 and Xon2 must be received sequentially). When the correct Xon characters are received IIR[4] is cleared and the Xoff interrupt disappears.

注

If a parity, framing, or break error occurs while receiving a software flow control character, this character is treated as normal data and is written to the RCV FIFO.

Xoff1 and Xoff2 characters are transmitted when the RX FIFO has passed the programmed trigger level TCR[3:0].

Xon1 and Xon2 characters are transmitted when the RX FIFO reaches the trigger level programmed via TCR[7:4].

注

If, after an Xoff character has been sent, software flow control is disabled, the UART transmits Xon characters automatically to enable normal transmission to proceed. A feature of the TL16C750E UART design is that if the software flow combination (EFR[3:0]) changes after an Xoff has been sent, the originally programmed Xon is automatically sent. If the RX FIFO is still above the trigger level, the newly programmed Xoff1 or Xoff2 is transmitted.

The transmission of Xoff and Xon follows the exact same protocol as transmission of an ordinary byte from the FIFO. This means that even if the word length is set to be 5, 6, or 7 characters, then the 5, 6, or 7 least significant bits of Xoff1, Xoff2 and Xon1, Xon2 are transmitted. The transmission of 5, 6, or 7 bits of a character is seldom done, but this functionality is included to maintain compatibility with earlier designs.

It is assumed that software flow control and hardware flow control are never enabled simultaneously. 🗵 23 shows a software flow control example.

⁽¹⁾ When pairs of Xon and Xoff characters are programmed to occur sequentially, received Xon1 and Xoff1 characters is written to the RX FIFO if the subsequent character is not Xon2 and Xoff2.




図 23. Software Flow Control Example

9.3.7 Software Flow Control Example

Assumptions: UART1 is transmitting a large text file to UART2. Both UARTs are using software flow control with single character Xoff (0F) and Xon (0D) tokens. Both have Xoff threshold (TCR [3:0] = 7) set to 56 and Xon threshold (TCR[7:4] = 4) set to 32. Both have the interrupt receive threshold (TLR[7:4] = 6) set to 48.

UART1 begins transmission and sends 48 characters, at which point UART2 generates an interrupt to its processor to service the RCV FIFO, but assumes the interrupt latency is fairly long. UART1 continues sending characters until a total of 56 characters have been sent. At this time UART2 transmits a 0F to UART1, informing UART1 to halt transmission. UART1 likely sends the 57th character while UART2 is sending the Xoff character. Now, UART2 is serviced and the processor reads enough data out of the RCV FIFO that the level drops to 32. UART2 now sends a 0D to UART1, informing UART1 to resume transmission.

注

It is possible that there could be a glitch on the $\overline{\mathsf{RXRDY}}$ pin when the Xoff2 character is received with a parity error. A read to the LSR register shows that bit 7 is set, due to an error in the RX FIFO.



9.3.8 Reset

表 2 summarizes the state of outputs after reset.

表 2. Register Reset Functions⁽¹⁾

			,
REGISTER	NAME	RESET CONTROL	RESET STATE
IER	Interrupt enable register	RESET	0x00
IIR	Interrupt identification register	RESET	0x01
FCR	FIFO control register	RESET	0x00
LCR	Line control register	RESET	0x1D
MCR	Modem control register	RESET	0x00
LSR	Line status register	RESET	0x60
MSR	Modem status register	RESET	Bits 0 to 3 cleared. Bits 4 to 7 input signals.
EFR	Enhanced feature register	RESET	0x00
RHR	Receiver holding register	RESET	Pointer logic cleared
THR	Transmitter holding register	RESET	Pointer logic cleared
TCR	Transmission control register	RESET	0x00
TLR	Trigger level register	RESET	0x00
AFR	Alternate function register	RESET	0x10

⁽¹⁾ Registers DLL, DLH, SPR, Xon1, Xon2, Xoff1, and Xoff2 are not reset by the top-level reset signal RESET, that is, they hold their initialization values during reset.

表 3 summarizes the state of outputs after reset.

表 3. Signal Reset Functions

SIGNAL	RESET CONTROL	RESET STATE
TX	RESET	High
RTS	RESET	High
DTR	RESET	High
RXRDY	RESET	High
TXRDY	RESET	Low

TEXAS INSTRUMENTS

9.3.9 Interrupts

The TL16C750E UART has interrupt generation and prioritization (six prioritized levels of interrupts) capability. The interrupt enable register (IER) enables each of the six types of interrupts and the INT signal in response to an interrupt generation. The IER also can disable the interrupt system by clearing bits 0 to 3, 5 to 7. When an interrupt is generated, the interrupt identification register (IIR) indicates that an interrupt is pending and provides the type of interrupt through IIR[5–0]. 表 4 summarizes the interrupt control functions.

表 4. Interrupt Control F	unctions
--------------------------	----------

IIR[5-0]	PRIORITY LEVEL	INTERRUPT TYPE	INTERRUPT SOURCE	INTERRUPT RESET METHOD
000001	None	None	None	None
000110	1	Receiver line status	OE, FE, PE, or BI errors occur in characters in the RX FIFO	FE < PE < BI: All erroneous characters are read from the RX FIFO. OE: Read LSR
001100	2	RX timeout	Stale data in RX FIFO	Read RHR
000100	2	RHR interrupt	DRDY (data ready) (FIFO disable) RX FIFO above trigger level (FIFO enable)	Read RHR
000010	3	THR interrupt	TFE (THR empty) (FIFO disable) TX FIFO passes above trigger level (FIFO enable)	Read IIR or a write to the THR
001000	4	Modem status	MSR[3:0] != 0	Read MSR
010000	5	Xoff interrupt	Receive Xoff character or characters/special character	Receive Xon character or characters/Read of IIR
100000	6	CTS, RTS	RTS pin or CTS pin change state from active (low) to inactive (high)	Read IIR

It is important to note that for the framing error, parity error, and break conditions, LSR[7] generates the interrupt. LSR[7] is set when there is an error anywhere in the RX FIFO and is cleared only when there are no more errors remaining in the FIFO. LSR[4–2] always represent the error status for the received character at the top of the RX FIFO. Reading the RX FIFO updates LSR[4–2] to the appropriate status for the new character at the top of the FIFO. If the RX FIFO is empty, then LSR[4–2] is all 0.

For the Xoff interrupt, if an Xoff flow character detection caused the interrupt, the interrupt is cleared by an Xon flow character detection. If a special character detection caused the interrupt, the interrupt is cleared by a read of the ISR.

9.3.10 Interrupt Mode Operation

In interrupt mode (if any bit of IER[3:0] is 1), the processor is informed of the status of the receiver and transmitter by an interrupt signal, INT. Therefore, it is not necessary to continuously poll the line status register (LSR) to see if any interrupt needs to be serviced.

2 24 shows interrupt mode operation.




図 24. Interrupt Mode Operation

9.3.11 Polled Mode Operation

In polled mode (IER[3:0] = 0000), the status of the receiver and transmitter can then be checked by polling the line status register (LSR). This mode is an alternative to the interrupt mode of operation where the status of the receiver and transmitter is automatically known by means of interrupts sent to the CPU. 25 shows polled mode operation.




図 25. FIFO Polled Mode Operation

9.3.12 Break and Timeout Conditions

An RX timeout condition is detected when the receiver line, RX, has been high for a time equivalent to $(4 \times programmed word length) + 12$ bits and there is at least one byte stored in the RX FIFO.

When a break condition occurs, the TX line is pulled low. A break condition is activated by setting LCR[6].

JAJSI95 – DECEMBER 2019 www.tij.co.jp

TEXAS INSTRUMENTS

9.3.13 Programmable Baud Rate Generator with Fractional Divisor

The TL16C750E UART contains a programmable baud generator that divides reference clock by a divisor in the range between 1 and $(2^{16} - 1)$ and a decimal resolution of 1/64. The output frequency of the baud rate generator is $8 \times$ or $16 \times$ the baud rate, depending on the value of DLF[7]. An additional divide-by-4 prescaler is also available and can be selected by MCR[7] as shown in the following. The formula for the divisor is:

Divisor = (XTAL crystal input frequency / prescaler) / (desired baud rate × baud divider)

Where 'baud divider' is either 8 or 16, depending on the value of DLF[7]. By default, DLF[7] = 0, which corresponds to a baud divider of 16 and

Prescaler =

1 when MCR[7] is set to 0 after reset

4 when MCR[7] is set to 1 after reset

26 shows the internal prescaler and baud rate generator circuitry.




図 26. Prescaler and Baud Rate Generator Block Diagram

DLL and DLH must be written to in order to program the baud rate. DLL and DLH are the least significant and most significant byte of the baud rate divisor. If DLL and DLH are both 0, the UART is effectively disabled, because no baud clock is generated. The programmable baud rate generator is provided to select both the transmit and receive clock rates. 表 5 and 表 6 show the baud rate and divisor correlation for the crystal with frequency 1.8432 and 3.072 MHz, respectively.

JAJSI95 - DECEMBER 2019 www.tij.co.jp

表 5. Baud Rates Using a 1.8432-MHz Crystal

DESIRED BAUD RATE	DIVISOR USED TO GENERATE 16× CLOCK	PERCENT ERROR DIFFERENCE BETWEEN DESIRED AND ACTUAL
50	2304	0
75	1536	0
110	1047	0.026
134.5	857	0.058
150	768	0
300	384	0
600	192	0
1200	96	0
1800	64	0
2000	58	0.69
2400	48	0
3600	32	0
4800	24	0
7200	16	0
9600	12	0
19200	6	0
38400	3	0
56000	2	2.86


表 6. Baud Rates Using a 3.072-MHz Crystal

DESIRED BAUD RATE	DIVISOR USED TO GENERATE 16× CLOCK	PERCENT ERROR DIFFERENCE BETWEEN DESIRED AND ACTUAL
50	3840	0
75	2560	0
110	1745	0.026
134.5	1428	0.034
150	1280	0
300	640	0
600	320	0
1200	160	0
1800	107	0.312
2000	96	0
2400	80	0
3600	53	0.628
4800	40	0
7200	27	1.23
9600	20	0
19200	10	0
38400	5	0

JAJS195 – DECEMBER 2019 www.tij.co.jp

TEXAS INSTRUMENTS

27 shows the crystal clock circuit reference.



Copyright © 2017, Texas Instruments Incorporated

- A. For crystal with fundamental frequency from 1 to 24 MHz
- B. For input clock frequency higher than 24 MHz, the crystal is not allowed and the oscillator must be used, because the TL16C750E internal oscillator cell can only support the crystal frequency up to 24 MHz.

図 27. Typical Crystal Clock Circuits

9.3.14 Fractional Divisor

The TL16C750E supports fractional divisors with a fractional resolution of 64 steps. This makes it possible to achieve many baud rates with a single crystal selection.

The following register settings must be configured to use the fractional divider:

- LCR[7] = 1
- LCR ≠ 0xBF
- EFR[4] = 1
- MCR ≠ 0bx1x0x1xx

注

A 'x' denotes a do not care value of the bit.

To calculate the values necessary to put into the registers, the following functions are needed:

- TRUNC(X): Truncate X, return just the integer portion of a real number. EX: TRUNC(3.14) = 3
- ROUND(X): Round X to the nearest integer. EX: ROUND(3.1) = 3 and ROUND(3.6) = 4
- >>: Bit shift towards the right operation. EX: 0x1000 >> 8 = 0x0010. Or $0b0001\ 0000\ 0000\ 0000 >> 8 = 0b0000\ 0000\ 0001\ 0000$
- &: Bitwise AND function, used to mask bits. EX: 0x1234 & 0x00FF = 0x0034 and 0x8765 & 0xFF00 = 0x8700

Calculating the required divisor is calculated by Divisor = (XTAL crystal input frequency / prescaler) / (desired baud rate × baud divider)

Where 'baud divider' is either 8 or 16, depending on the value of DLF[7]. By default, DLF[7] = 0, which corresponds to a baud divider of 16.

Once the required divisor is found, then the register values can be calculated from DLH = TRUNC(Divisor) >> 8
DLL = TRUNC(Divisor) & 0x00FF

 $DLF = ROUND((Divisor-TRUNC(Divisor)) \times 128)$



表 7. Baud Rates Using a 24-MHz Crystal and a 16× Baud Divider

DESIRED BAUD RATE	DIVISOR USED TO GENERATE 16× CLOCK	CLOSEST DIVISOR OBTAINABLE	DLH VALUE (HEX)	DLL VALUE (HEX)	DLF VALUE (HEX)	PERCENT ERROR DIFFERENCE BETWEEN DESIRED AND ACTUAL (%)
400	3750	3750	0x0E	0xA6	0x00	0
2400	625	625	0x02	0x71	0x00	0
4800	312.5	312 32/64	0x01	0x38	0x20	0
9600	156.25	156 16/64	0x00	0x9C	0x10	0
10000	150	150	0x00	0x96	0x00	0
19200	78.125	78 8/64	0x00	0x4E	0x08	0
25000	60	60	0x00	0x3C	0x00	0
28800	52.0833	52 5/64	0x00	0x34	0x05	0.01
38400	39.0625	39 4/64	0x00	0x27	0x04	0
50000	30	30	0x00	0x1E	0x00	0
57600	26.0417	26 3/64	0x00	0x1A	0x03	0.02
75000	20	20	0x00	0x14	0x00	0
100000	15	15	0x00	0x0F	0x00	0
115200	13.0208	13 1/64	0x00	0x0D	0x01	0.04
153600	9.7656	9 49/64	0x00	0x09	0x31	0
200000	7.5	7 32/64	0x00	0x07	0x20	0
225000	6.6667	6 43/64	0x00	0x06	0x2B	0.08
230400	6.5104	6 33/64	0x00	0x06	0x21	0.08
250000	6	6	0x00	0x06	0x00	0
300000	5	5	0x00	0x05	0x00	0
400000	3.75	3 48/64	0x00	0x03	0x30	0
460800	3.2552	3 16/64	0x00	0x03	0x10	0.16
500000	3	3	0x00	0x03	0x00	0
750000	2	2	0x00	0x02	0x00	0
921600	1.6276	1 40/64	0x00	0x01	0x28	0.16
1000000	1.5	1 32/64	0x00	0x01	0x20	0

JAJS195 – DECEMBER 2019 www.tij.co.jp

TEXAS INSTRUMENTS

9.4 Device Functional Modes

9.4.1 Device Interface Mode

There are 2 options for the interface between the processor and this device. The MODE pin selects the behavior of the interface by being connected to VCC or to GND.

9.4.1.1 \overline{IOR} Used (MODE = V_{CC})

When this mode is selected, both $\overline{\text{IOW}}$ and $\overline{\text{IOR}}$ are used to determine if a read or a write is occurring to the selected address. When $\overline{\text{CS}}$ is pulled low, the device is in an active state and ready for communication. $\overline{\text{IOW}}$ or $\overline{\text{IOR}}$ may then go low to start the transaction to/from the processor. If $\overline{\text{IOR}}$ is pulled low, a read is performed. If $\overline{\text{IOW}}$ is pulled low, a write is performed.

9.4.1.2 \overline{IOR} Unused (MODE = GND)

When this mode is selected, only the state of $\overline{\text{IOW}}$ is used to determine if a read or a write is occurring to the selected address. When $\overline{\text{CS}}$ is pulled low, the $\overline{\text{IOW}}$ pin is sampled. If $\overline{\text{IOW}}$ is low, then a write occurs. If $\overline{\text{IOW}}$ is high, then a read occurs.

9.4.2 DMA Signaling

There are two modes of DMA operation, DMA mode 0 or 1, selected by FCR[3].

In DMA mode 0 or FIFO disable (FCR[0] = 0), DMA occurs in single character transfers. In DMA mode 1, multicharacter (or block) DMA transfers are managed to relieve the processor for longer periods of time.

9.4.2.1 Single DMA Transfers (DMA Mode 0 or FIFO Disable)

Transmitter: When empty, the \overline{TXRDY} signal becomes active. \overline{TXRDY} goes inactive after one character has been loaded into it.

Receiver: RXRDY is active when there is at least one character in the FIFO. It becomes inactive when the receiver is empty.

28 shows TXRDY and RXRDY in DMA mode 0 or FIFO disable.




図 28. TXRDY and RXRDY in DMA Mode 0 or FIFO Disable

9.4.2.2 Block DMA Transfers (DMA Mode 1)


Transmitter: TXRDY is active when a trigger level number of spaces are available. It becomes inactive when the FIFO is full.

Receiver: RXRDY becomes active when the trigger level has been reached or when a timeout interrupt occurs. It goes inactive when the FIFO is empty or an error in the RX FIFO is flagged by LSR(7).



Device Functional Modes (continued)

29 shows TXRDY and RXRDY in DMA mode 1.



29. TXRDY and RXRDY in DMA Mode 1

9.4.3 Sleep Mode

Sleep mode is an enhanced feature of the TL16C750E UART. It is enabled when EFR[4], the enhanced functions bit, is set and when IER[4] is set. Sleep mode is entered when:

- The serial data input line, RX, is idle (see *Break and Timeout Conditions*).
- The TX FIFO and TX shift register are empty.
- There are no interrupts pending except THR and timeout interrupts.

Sleep mode is not entered if there is data in the RX FIFO.

In sleep mode, the UART clock and baud rate clock are stopped. Because most registers are clocked using these clocks, the power consumption is greatly reduced. The UART wakes up when any change is detected on the RX line, when there is any change in the state of the modem input pins, or if data is written to the TX FIFO.

Writing to the divisor latches, DLL and DLH, to set the baud clock, must not be done during sleep mode. Therefore, TI recommends to disable sleep mode using IER[4] before writing to DLL or DLH.

TEXAS INSTRUMENTS

9.5 Register Maps

9.5.1 Registers Operations

Each register is selected using address lines A[0], A[1], A[2], and in some cases, bits from other registers. The programming combinations for register selection are shown in \boxtimes 30.

ADDRESS [A2:A0]		RE	EAD MOI	DE			WRITE	MODE	
000	RHR Receive Holding	DLL Divisor Latch LSB				THR Transmit Holding	DLL Divisor Latch LSB		
001	IER Interrupt Enable	DLH Divisor Latch MSB				IER Interrupt Enable	DLH Divisor Latch MSB		
010	IIR Interrupt Identification	AFR Alternate Function	EFR Enhanced Feature			FCR FIFO Control	AFR Alternate Function	EFR Enhanced Feature	
011	LCR Line Control					LCR Line Control			
100	MCR Modem Control	Xon1 Xon 1 word				MCR Modem Control	Xon1 Xon 1 word		
101	LSR Line Status	Xon2 Xon 2 word					Xon2 Xon 2 word		
110	MSR Modem Status	Xoff1 Xoff 1 word	TCR Transmission Control				Xoff1 Xoff 1 word	TCR Transmission Control	
111	SPR Scratch Register	Xoff2 Xoff 2 word	TLR Trigger Level	DLF Fractional Divisor	FIFO RDY	SPR Scratch Register	Xoff2 Xoff 2 word	TLR Trigger Level	DLF Fractional Divisor
	Acc	essible only	when LCR[7	'] = 1					
		Accessible only when LCR[7:5] = 0b100 Accessible only when LCR = 0b1011 1111 (0xBF)							
	Accessible only when EFR[4] = 1 and MCR[6] = 1								
	Acc	essible only	when LCR[7	'] = 1, LCR ≠	0xBF, EFR	[4] = 1, MCR	R ≠ 0bx1x0x	1xx	
NOTE MODI		essible only	-				= 0		

NOTE: MCR[7:5], FCR[5:4], and IER[7:4] can only be modified when EFR[4] is set.

図 30. Register Map – Read and Write Properties

表 8 lists and describes the TL16C750E internal registers.



www.tij.co.jp JAJSI95 - DECEMBER 2019

表 8. TL16C750E Internal Registers^{(1) (2)}

ADDRESS [A2:A0]	REGISTER	R/W (3)	ACCESS CONSIDERATION	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
000	RHR	R	LCR[7] = 0	bit 7 0	bit 6 0	bit 5 0	bit 4 0	bit 3 0	bit 2 0	bit 1 0	bit 0 0
	THR	W		bit 7 0	bit 6 0	bit 5 0	bit 4 0	bit 3 0	bit 2 0	bit 1 0	bit 0 0
	DLL ⁽⁴⁾	RW	LCR[7] = 1	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0 0 1	IER	RW	LCR[7] = 0	CTS# Interrupt enable ⁽¹⁾ 0	RTS# Interrupt enable ⁽¹⁾ 0	Xoff Interrupt enable ⁽¹⁾ 0	Sleep mode ⁽¹⁾ 0	Modem status interrupt 0	RX line status interrupt 0	THR empty interrupt 0	RX data available interrupt 0
	DLH ⁽⁴⁾	RW	LCR[7] = 1	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
010	IIR	R	LCR[7] = 0	FCR(0) 0	FCR(0) 0	CTS# / RTS# 0	Xoff 0	Interrupt priority bit 2 0	Interrupt priority bit 1 0	Interrupt priority bit 0 0	Interrupt status
	FCR	W		RX trigger level 0	RX trigger level 0	TX trigger level ⁽¹⁾ 0	TX trigger level ⁽¹⁾ 0	DMA mode select 0	Resets TX FIFO 0	Resets RX FIFO 0	Enable FIFOs 0
010	AFR ⁽⁵⁾	RW	LCR[7:5] = 100	DLY2 0	DLY1 0	DLY0 0	RCVEN 1	485LG 0	485EN 0	IREN 0	RES 0
	EFR ⁽⁶⁾	RW	LCR[7:0] = 10111111	Auto CTS# 0	Auto RTS# 0	Special character detect 0	Enable enhanced functions 0	S/W flow control bit 3 0	S/W flow control bit 2 0	S/W flow control bit 1 0	S/W flow control bit 0 0
0 1 1	LCR	RW	None	DLAB & EFR enable 0	Break control bit 0	Sets parity 0	Parity type select 1	Parity enable 1	No. of stop bits	Word length 0	Word length 1
100	MCR	RW	LCR[7:0] ≠ 10111111	1x / 4x clock ⁽¹⁾ 0	TCR & TLR enable ⁽¹⁾ 0	Xon any ⁽¹⁾ 0	Enable loopback 0	INT enable 0	FIFORDY enable 0	RTS# 0	DTR# 0
	Xon1 ⁽⁶⁾	RW	LCR[7:0] = 10111111	bit 7 1	bit 6 1	bit 5 1	bit 4 1	bit 3 1	bit 2 1	bit 1 1	bit 0 1
101	LSR	R	LCR[7:0] ≠ 10111111	Error in RX FIFO 0	THR & TSR empty 1	THR empty 1	Break interrupt 0	Framing error 0	Parity error 0	Overrun error 0	Data in receiver 0
	Xon2 ⁽⁶⁾	RW	LCR[7:0] = 10111111	bit 7 1	bit 6 1	bit 5 1	bit 4 0	bit 3 1	bit 2 1	bit 1 1	bit 0 1

⁽¹⁾ Bits represented by the blue shaded cells can only be modified if EFR[4] is enabled, that is, if enhanced functions are enabled.
(2) For more register access information, see 🗵 30.

⁽³⁾ Read = R; Write = W

 ⁽⁴⁾ This register is only accessible when LCR[7] = 1
 (5) This register is only accessible LCR[7:5] = 100

This register is only accessible when LCR = 1011 1111 (0xBF)



表 8. TL16C750E Internal Registers^{(1) (2)} (continued)

ADDRESS [A2:A0]	REGISTER	R/W (3)	ACCESS CONSIDERATION	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
110	MSR	R	LCR[7:0] ≠ 101111111 & none of the below conditions are true	CD# 1	RI# 1	DSR# 1	CTS# 1	CD# 0	RI# 0	DSR# 0	CTS# 0
	Xoff1 (6)	RW	LCR[7:0] = 10111111	bit 7 1	bit 6 1	bit 5 1	bit 4 1	bit 3 1	bit 2 1	bit 1 1	bit 0 1
	TCR ⁽⁷⁾	RW	EFR[4] = 1 & MCR[6] = 1	bit 7 0	bit 6 0	bit 5 0	bit 4 0	bit 3 0	bit 2 0	bit 1 0	bit 0 0
111	SPR	RW	LCR[7:0] ≠ 10111111 & none of the below conditions are true	bit 7 0	bit 6 0	bit 5 0	bit 4 0	bit 3 0	bit 2 0	bit 1 0	bit 0 0
	Xoff2 ⁽⁶⁾	RW	LCR[7:0] = 10111111	bit 7 1	bit 6 1	bit 5 1	bit 4 1	bit 3 1	bit 2 1	bit 1 1	bit 0 1
	TLR ⁽⁷⁾	RW	EFR[4] = 1 & MCR[6] = 1	bit 7 0	bit 6 0	bit 5 0	bit 4 0	bit 3 0	bit 2 0	bit 1 0	bit 0 0
	DLF ⁽⁸⁾	RW	LCR[7] = 1, LCR ≠ 0xBF, EFR[4] = 1, MCR ≠ 0bx1x0 x1xx ⁽⁹⁾	bit 7 0	bit 6 0 (Reserved, RO)	bit 5 0	bit 4 0	bit 3 0	bit 2 0	bit 1 0	bit 0 0
	FIFORdy ⁽¹⁰	R	MCR[4] = 0 & MCR[2] = 1	0	0	0	RX FIFO A status	0	0	0	TX FIFO A status

⁽⁷⁾ This register is only accessible when EFR[4] = 1 and MCR[6] = 1
(8) This register is accessible when LCR[7] = 1, LCR ≠ 0xBF, EFR[4] = 1, MCR ≠ 0bx1x0 x1xx⁽⁹⁾
(9) A 'x' denotes a do not care for a bit value
(10) This register is accessible when any CS A-B = 0, MCR[2] = 1, and loopback MCR[4] = 0 is disabled.



9.5.2 Receiver Holding Register (RHR)

The receiver section consists of the RHR and the receiver shift register (RSR). The RHR is actually a 128-byte FIFO. The RSR receives serial data from RX terminal. The data is converted to parallel data and moved to the RHR. The receiver section is controlled by the line control register. If the FIFO is disabled, location 0 of the FIFO is used to store the characters. If overflow occurs, characters are lost. The RHR also stores the error status bits associated with each character.

9.5.3 Transmit Holding Register (THR)

The transmitter section consists of the THR and the transmitter shift register (TSR). The transmit holding register is actually a 128-byte FIFO. The THR receives data and shifts it into the TSR where it is converted to serial data and moved out on the TX terminal. If the FIFO is disabled, location 0 of the FIFO is used to store the byte. Characters are lost if overflow occurs.

9.5.4 FIFO Control Register (FCR)

This is a write-only register which is used for enabling the FIFOs, clearing the FIFOs, setting transmitter and receiver trigger levels, and selecting the type of DMA signaling. 表 9 shows FIFO control register bit settings.

表 9. FCR Bit Settings

BIT	BIT SETTINGS
0	0 = Disable the transmit and receive FIFOs 1 = Enable the transmit and receive FIFOs
1	0 = No change 1 = Clears the receive FIFO and resets its counter logic to 0. Returns to 0 after clearing FIFO.
2	0 = No change 1 = Clears the transmit FIFO and resets its counter logic to 0. Returns to 0 after clearing FIFO.
3	0 = DMA mode 0 1 = DMA mode 1
5:4 ⁽¹⁾	Sets the trigger level for the TX FIFO: 00 – 16 spaces 01 – 32 spaces 10 – 64 spaces 11 – 120 spaces
7:6	Sets the trigger level for the RX FIFO: 00 – 1 characters 01 – 4 characters 10 – 120 characters 11 – 124 characters

⁽¹⁾ FCR[5-4] can be modified and enabled only when EFR[4] is set. This is because the transmit trigger level is regarded as an enhanced function.

TEXAS INSTRUMENTS

9.5.5 Line Control Register (LCR)

This register controls the data communication format. The word length, number of stop bits, and parity type are selected by writing the appropriate bits to the LCR. 表 10 shows line control register bit settings.

表 10. LCR Bit Settings

BIT	BIT SETTINGS
1:0	Specifies the word length to be transmitted or received 00 – 5 bits 01 – 6 bits 10 – 7 bits 11 – 8 bits
2	Specifies the number of stop bits: 0-1 stop bits (Word length = 5, 6, 7, 8) 1-1.5 stop bits (Word length = 5) 1-2 stop bits (Word length = 6, 7, 8) 3
3	0 = No parity 1 = A parity bit is generated during transmission and the receiver checks for received parity.
4	0 = Odd parity is generated (if LCR[3] = 1) 1 = Even parity is generated (if LCR[3] = 1)
5	Selects the forced parity format (if LCR(3) = 1) If LCR[5] = 1 and LCR[4] = 0 the parity bit is forced to 1 in the transmitted and received data. If LCR[5] = 1 and LCR[4] = 1 the parity bit is forced to 0 in the transmitted and received data.
6	Break control bit 0 = Normal operating condition 1 = Forces the transmitter output to go low to alert the communication terminal.
7	0 = Normal operating condition 1 = Divisor latch enable

www.tij.co.jp

9.5.6 Line Status Register (LSR)

表 11 shows line status register bit settings.

表 11. LSR Bit Settings

BIT	BIT SETTINGS
0	0 = No data in the receive FIFO 1 = At least one character in the RX FIFO
1	0 = No overrun error 1 = Overrun error has occurred.
2	0 = No parity error in data being read from RX FIFO 1 = Parity error in data being read from RX FIFO
3	0 = No framing error in data being read from RX FIFO 1 = Framing error occurred in data being read from RX FIFO (that is, received data did not have a valid stop bit)
4	0 = No break condition 1 = A break condition occurred and associated byte is 00 (that is, RX was low for at least one character time frame)
5	0 = Transmit hold register is not empty 1 = Transmit hold register is empty. The processor can now load up to 128 bytes of data into the THR if the TX FIFO is enabled.
6	0 = Transmitter hold and shift registers are not empty. 1 = Transmitter hold and shift registers are empty.
7	0 = Normal operation 1 = At least one parity error, framing error or break indication are stored in the receiver FIFO. Bit 7 is cleared when no errors are present in the FIFO.

When the LSR is read, LSR[4:2] reflects the error bits [BI, FE, PE] of the character at the top of the RX FIFO (next character to be read). The LSR[4:2] registers do not physically exist, as the data read from the RX FIFO is output directly onto the output data-bus, DI[4:2], when the LSR is read. Therefore, errors in a character are identified by reading the LSR and then reading the RHR.

LSR[7] is set when there is an error anywhere in the RX FIFO and is cleared only when there are no more errors remaining in the FIFO.

注

Reading the LSR does not cause an increment of the RX FIFO read pointer. The RX FIFO read pointer is incremented by reading the RHR.

TEXAS INSTRUMENTS

9.5.7 Modem Control Register (MCR)

The MCR controls the interface with the modem, data set, or peripheral device that is emulating the modem. 表 12 shows modem control register bit settings.

表 12. MCR Bit Settings⁽¹⁾

BIT	BIT SETTINGS
0	0 = Force DTR output to inactive (high) 1 = Force DTR output to active (low). In loopback controls MSR[5]
1	0 = Force RTS output to inactive (high) 1 = Force RTS output to active (low) In loopback controls MSR[4] If Auto-RTS is enabled the RTS output is controlled by hardware flow control
2	Disables the FIFORdy register Enable the FIFORdy register In loopback controls MSR[6]
3	0 = Forces the INT output to high-impedance state 1 = Forces the INT output to the active state In loopback controls MSR[7]
4	0 = Normal operating mode 1 = Enable local loopback mode (internal) In this mode, the MCR[3:0] signals are looped back into MSR[3:0] and the TX output is looped back to the RX input internally
5	0 = Disable Xon Any function 1 = Enable Xon Any function
6	0 = No action 1 = Enable access to the TCR and TLR registers
7	0 = Divide by one clock input 1 = Divide by four clock input

⁽¹⁾ MCR[7:5] can be modified only when EFR[4] is set, that is, EFR[4] is a write enable.

9.5.8 Modem Status Register (MSR)

This 8-bit register provides information about the current state of the control lines from the modem, data set, or peripheral device to the processor. It also indicates when a control input from the modem changes state. 表 13 shows modem status register bit settings.

表 13. MSR Bit Settings⁽¹⁾

BIT	BIT SETTINGS
0	Indicates that CTS input (or MCR[1] in loopback) has changed state. Cleared on a read.
1	Indicates that DSR input (or MCR[0] in loopback) has changed state. Cleared on a read.
2	Indicates that \overline{RI} input (or MCR[2] in loopback) has changed state from low to high. Cleared on a read.
3	Indicates that $\overline{\text{CD}}$ input (or MCR[3] in loopback) has changed state. Cleared on a read.
4	This bit is equivalent to MCR[1] during local loop-back mode. It is the complement to the CTS input.
5	This bit is equivalent to MCR[0] during local loop-back mode. It is the complement to the DSR input.
6	This bit is equivalent to MCR[2] during local loop-back mode. It is the complement to the \overline{RI} input.
7	This bit is equivalent to MCR[3] during local loop-back mode. It is the complement to the $\overline{\text{CD}}$ input.

⁽¹⁾ The primary inputs \overline{RI} , \overline{CD} , \overline{CTS} , and \overline{DSR} are all active low, but their registered equivalents in the MSR and MCR (in loopback) registers are active high.



www.tij.co.jp

9.5.9 Interrupt Enable Register (IER)

The interrupt enable register (IER) enables each of the six types of interrupt, receiver error, RHR interrupt, THR interrupt, Xoff received, or CTS/RTS change of state from low to high. The INT output signal is activated in response to interrupt generation. 表 14 shows interrupt enable register bit settings.

表 14. Interrupt Enable Register (IER) Bit Settings⁽¹⁾

DIT	DIT OFFINOR
BIT	BIT SETTINGS
0	0 = Disable the RHR interrupt 1 = Enable the RHR interrupt
1	0 = Disable the THR interrupt 1 = Enable the THR interrupt
2	0 = Disable the receiver line status interrupt1 = Enable the receiver line status interrupt
3	0 = Disable the modem status register interrupt1 = Enable the modem status register interrupt
4	0 = Disable sleep mode 1 = Enable sleep mode
5	0 = Disable the Xoff interrupt 1 = Enable the Xoff interrupt
6	0 = Disable the RTS interrupt 1 = Enable the RTS interrupt
7	0 = Disable the CTS interrupt 1 = Enable the CTS interrupt

⁽¹⁾ IER[7:4] can be modified only if EFR[4] is set, that is, EFR[4] is a write enable. Re-enabling IER[1] causes a new interrupt, if the THR is below the threshold.

JAJSI95 – DECEMBER 2019 www.tij.co.jp

TEXAS INSTRUMENTS

9.5.10 Interrupt Identification Register (IIR)

The IIR is a read-only 8-bit register, which provides the source of the interrupt in a prioritized manner. 表 15 shows interrupt identification register bit settings.

表 15. IIR Bit Settings

BIT	BIT SETTINGS
0	0 = An interrupt is pending 1 = No interrupt is pending
3:1	3-Bit encoded interrupt. See 表 14
4	1 = Xoff or special character has been detected
5	CTS/RTS low to high change of state
7:6	Mirror the contents of FCR[0]

The interrupt priority list is illustrated in 表 16.

表 16. Interrupt Priority List

PRIORITY LEVEL	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	INTERRUPT SOURCE
1	0	0	0	1	1	0	Receiver line status error
2	0	0	1	1	0	0	Receiver timeout interrupt
2	0	0	0	1	0	0	RHR interrupt
3	0	0	0	0	1	0	THR interrupt
4	0	0	1	0	0	0	Modem interrupt
5	0	1	0	0	0	0	Received Xoff signal or special character
6	1	0	0	0	0	0	CTS, RTS change of state from active (low) to inactive (high)

9.5.11 Enhanced Feature Register (EFR)

This 8-bit register enables or disables the enhanced features of the UART. 表 17 shows the enhanced feature register bit settings.

表 17. EFR Bit Settings

BIT	BIT SETTINGS
3:0	Combinations of software flow control can be selected by programming bit 3 to bit 0. See 表 1.
4	Enhanced functions enable bit. 0 = Disables enhanced functions and writing to IER[7:4], FCR[5:4], MCR[7:5] 1 = Enables the enhanced function IER[7:4], FCR[5:4], and MCR[7:5] can be modified, that is, this bit is therefore a write enable
5	0 = Normal operation 1 = Special character detect. Received data is compared with Xoff-2 data. If a match occurs, the received data is transferred to FIFO and IIR[4] is set to 1 to indicate a special character has been detected.
6	RTS flow control enable bit 0 = Normal operation 1 = RTS flow control is enabled, that is, RTS pin goes high when the receiver FIFO HALT trigger level TCR[3:0] is reached, and goes low when the receiver FIFO RESTORE transmission trigger level TCR[7:4] is reached.
7	CTS flow control enable bit 0 = Normal operation 1 = CTS flow control is enabled, that is, transmission is halted when a high signal is detected on the CTS pin

9.5.12 Divisor Latches (DLL, DLH, DLF)

Two 8-bit registers store the 16-bit divisor and a 6-bit fractional divisor for generation of the baud clock in the baud rate generator. DLH, stores the most significant part of the divisor. DLL stores the least significant part of the division. DLF stores the fractional value of the divisor as x / 64 where x is the value in DLF.

表 18. DLF Bit Values

BIT	BIT SETTINGS
	Baud divider bit 0 (default) = Enable divide-by-16 baud divider 1 = Enable divide-by-8 baud divider
6	Reserved
5:0	6 bit fractional divider value (x / 64)

For more information on how to calculate the fractional values, see Fractional Divisor.

DLL, DLH and DLF can only be written to before sleep mode is enabled (that is, before IER[4] is set).

9.5.13 Transmission Control Register (TCR)

This 8-bit register is used to store the receive FIFO threshold levels to start or stop transmission during hardware or software flow control. 表 19 shows transmission control register bit settings.

表 19. TCR Bit Settings

BIT	BIT SETTINGS
3:0	RCV FIFO trigger level to HALT transmission (0 to 60)
7:4	RCV FIFO trigger level to RESTORE transmission (0 to 60)

TCR trigger levels are available from 0 to 120 bytes with a granularity of 8.

TCR can be written to only when EFR[4] = 1 and MCR[6] = 1. The programmer must program the TCR such that TCR[3:0] > TCR[7:4]. There is no built-in hardware check to make sure this condition is met. Also, the TCR must be programmed with this condition before Auto-RTS or software flow control is enabled to avoid spurious operation of the device.

9.5.14 Trigger Level Register (TLR)

This 8-bit register is used to store the transmit and received FIFO trigger levels used for DMA and interrupt generation. Trigger levels from 8 to 120 can be programmed with a granularity of 8. 表 20 shows trigger level register bit settings.

表 20. TLR Bit Settings

BIT	BIT SETTINGS
3:0	Transmit FIFO trigger levels (8 to 120), number of spaces available
7:4	RCV FIFO trigger levels (8 to 120), number of characters available

TLR can be written to only when EFR[4] = 1 and MCR[6] = 1. If TLR[3:0] or TLR[7:4] are 0, then the selectable trigger levels via the FIFO control register (FCR) are used for the transmit and receive FIFO trigger levels. Trigger levels from 8 to 120 bytes are available with a granularity of 8. The TLR should be programmed for N / 8. where N is the desired trigger level.

9.5.15 FIFO Ready Register

The FIFO ready register provides realtime status of the transmit and receive FIFOs. 表 21 shows the FIFO ready register bit settings. The trigger level mentioned in 表 21 refers to the setting in either FCR (when TLR value is 0), or TLR (when it has a nonzero value).

表 21. FIFO Ready Register

BIT	BIT SETTINGS
0	 0 = There are fewer than a TX trigger level number of spaces available in the TX FIFO. 1 = There are at least a TX trigger level number of spaces available in the TX FIFO.
3:1	Unused, always 0.
4	0 = There are fewer than a RX trigger level number of characters in the RX FIFO. 1 = The RX FIFO has more than a RX trigger level number of characters available for reading or a timeout condition has occurred.
7:5	Unused, always 0

The FIFORdy register is a read only register and can be accessed when the UART is selected. $\overline{CS} = 0$, MCR[2] (FIFORdy Enable) is a logic 1, and loopback is disabled. Its address is 111.

9.5.16 Alternate Function Register (AFR)

The AFR is used to enable some extra functionality beyond the capabilities of the original TL16C750. The first addition is the IrDA mode, which supports Standard IrDA (SIR) mode with baud rates from 2400 to 115.2 kbps. The third addition is support for RS-485 bus drivers or transceivers by providing an output pin (DTR), which is timed to keep the RS-485 driver enabled as long as transmit data is pending.

The AFR is located at A[2:0] = 010 when LCR[7:5] = 100.

表 22. AFR Bit Settings

BIT	BIT SETTINGS
0	Reserved bit. Does not do anything
1	IREN enables the IrDA SIR mode. This mode is only specified to 115.2 bps; TI does not recommend the use of this mode at higher speeds.
2	485EN enables the half duplex RS-485 mode and causes the $\overline{\text{DTR}}$ output to be set high whenever there is any data in the THR or TSR and to be held high until the delay set by DLY2:0 has expired, at which time it is set low. The $\overline{\text{DTR}}$ output is intended to drive the enabled input of an RS-485 driver. When this bit is set, the transmitter interrupts are held off until the TSR is empty, unless 485LG is set.
3	485LG is set when the 485EN is set. This bit indicates that a relatively large data block is being set, requiring more than a single load of the xmt fifo. In this case, the transmitter interrupts occur as in the standard RS-232 mode, either when the xmt fifo contents drop below the xmt threshold or when the xmt fifo is empty.
4	RCVEN is valid only when 485EN or IREN is set, and allows the serial receiver to listen in or snoop on the RS-485 traffic or IrDA traffic. RS-485 mode is generally considered half duplex, and usually a node is either driving or receiving, but there can be cases when it is advantageous to verify what you are sending. This can be used to detect collisions or as part of an arbitration mechanism on the bus. When both RCVEN and 485EN are set, the receiver stores any data presented on RX, if any. Note that implies that the external RS-485 receiver is enabled. Whenever 485EN is cleared, the serial receiver is enabled for normal full duplex RS-232 traffic. If RCVEN is cleared while 485EN is set, the receiver is disabled while transmitting. SIR is also considered half duplex. Often the light energy from the transmitting LED is coupled back into the receiving PIN diode, which creates an input data stream that is not of interest to the host. Disabling the receiver (clearing RCVEN) prevents this reception, and eliminates the task of unloading the data. On the other hand, for diagnostic or other purposes, it may be useful to observe this data stream. For example, a mirror could be used to intentionally couple the output LED to the input PIN. For these cases, RCVEN could be set to enable the receiver. NOTE: When RCVEN is cleared (set to 0), the character timeout interrupt is not available, even in RS-232 mode. This can be useful when checking code for valid threshold interrupts, as the timeout interrupt does not override the threshold interrupt.
7:5	DLY2 to DLY0 sets a delay after the last stop bit of the last data byte being set before the $\overline{\text{DTR}}$ is set low, to allow for long cable runs. The delay is in number of bit times and is enabled by 485EN. The delay starts only when both the xmt serial shift register (TSR) is empty and the xmt fifo (THR) is empty, and if started, is cleared by any data being written to the THR.



JAJSI95 - DECEMBER 2019 www.tii.co.ip


表 23. LOOP and RCVEN Functionality

LOOP MODE	RCVEN	AFR	MODE	DESCRIPTION		
		AFR = 10	RS-232	Receive threshold, timeout, and error detection interrupts available Data stored in receive FIFO		
	RCVEN = 1	AFR = 14	RS-485	Receive threshold, timeout, and error detection interrupts available Data stored in receive FIFO		
LOOP mode off, MCR4 = 0, RX, TX active		AFR = 12	IrDA	Receive threshold, timeout, and error detection interrupts available Data stored in receive FIFO		
KA, IA active		AFR = 00	RS-232	Receive threshold and error detection interrupts available Data stored in receive FIFO		
	RCVEN = 0	AFR = 04	RS-485	No data stored in receive FIFO, hence no interrupts available		
		AFR = 02	IrDA	No data stored in receive FIFO, hence no interrupts available		
		AFR = 10	FR = 10 RS-232 Receive threshold, timeout, and error detection inter Data stored in receive FIFO			
	RCVEN = 1	AFR = 14	RS-485	Receive threshold, timeout, and error detection interrupts available Data stored in receive FIFO		
LOOP mode on,		AFR = 12	IrDA	Receive threshold, timeout, and error detection interrupts available Data stored in receive FIFO		
MCR4 = 1, RX, TX inactive		AFR = 00	RS-232	Receive threshold and error detection interrupts available Data stored in receive FIFO		
	RCVEN = 0	AFR = 04	RS-485	Receive threshold and error detection interrupts available Data stored in receive FIFO		
		AFR = 02	IrDA	Receive threshold and error detection interrupts available Data stored in receive FIFO		

9.5.17 RS-485 Mode

The RS-485 mode is intended to simplify the interface between the UART and an RS-485 driver or transceiver. When enabled by setting 485EN, the DTR output goes high one bit time before the first stop bit of the first data byte being sent, and remains high as long as there is pending data in the TSR or THR (xmt fifo). After both are empty (after the last stop bit of the last data byte), the DTR output stays high for a programmable delay of 0 to 15 bit times, as set by DLY[2:0]. This helps preserve data integrity over long signal lines. This is illustrated in the following.


Often RS-485 packets are relatively short and the entire packet can fit within the 128 byte xmt fifo. In this case, it goes empty when the TSR goes empty. But in cases where a larger block needs to be sent, it is advantageous to reload the xmt fifo as soon as it is depleted. Otherwise, the transmission stalls while waiting for the xmt fifo to be reloaded, which varies with processor load. In this case, it is best to also set 485LG (large block), which causes the transmit interrupt to occur wither when the THR becomes empty (if the xmt fifo level was not above the threshold), or when the xmt fifo threshold is crossed. The reloading of the xmt fifo occurs while some data is being shifted out, eliminating fifo underrun. If desired, when the last bytes of a current transmission are being loaded in the xmt fifo, 485LG can be cleared before the load and the transmit interrupt occurs on the TSR going empty.



Waveforms are not shown to scale, as the WR THR pulses typically are less than 100 ns, where the TX waveform varies with baud rate but is typically in the microsecond range.


図 31. DTRx and Transmit Data Relationship

JAJSI95 – DECEMBER 2019 www.tij.co.jp



Copyright © 2017, Texas Instruments Incorporated

図 32. RS-485 Application Example 1



Copyright © 2017, Texas Instruments Incorporated

□ 33. RS-485 Application Example 2

9.5.18 IrDA Overview




図 34. IrDA Mode


The IrDA defines several protocols for sending and receiving serial infrared data, including rates of 115.2 kbps, 0.576 Mbps, 1.152 Mbps, and 4 Mbps. The low rate of 115.2 kbps was specified first and the others must maintain downward compatibility with it. At the 115.2 kbps rate, the protocol implemented in the hardware is fairly simple. It primarily defines a serial infrared data word to be surrounded by a start bit equal to 0 and a stop bit equal to 1. Individual bits are encoded or decoded the same whether they are start, data, or stop bits. The IrDA engine in the TL16C750E device only evaluates single bits and follows the 115.2-kbps protocol. The 115.2-kbps



rate is a maximum rate. When both ends of the transfer are setup to a lower but matching speed, the protocol still works. The clock used to code or sample the data is 16 times the baud rate, or 1.843-MHz maximum. To code a 1, no pulse is sent or received for 1-bit time period, or 16 clock cycles. To code a 0, one pulse is sent or received within a 1-bit time period, or 16 clock cycles. The pulse must be at least 1.6-μs wide and 3 clock cycles long at 1.843 MHz. At lower baud rates the pulse can be 1.6 μs wide or as long as 3 clock cycles. The transmitter output, TX, is intended to drive a LED circuit to generate an infrared pulse. The LED circuits work on positive pulses. A terminal circuit is expected to create the receiver input, RX. Most, but not all, PIN circuits have inversion and generate negative pulses from the detected infrared light. Their output is normally high. The TL16C750E device can decode either negative or positive pulses on RX.

9.5.19 IrDA Encoder Function

Serial data from a UART is encoded to transmit data to the optoelectronics. While the serial data input to this block (Int_TX) is high, the output (TX) is always low, and the counter used to form a pulse on TX is continuously cleared. After Int_TX resets to 0, TX rises on the falling edge of the 7th 16XCLK. On the falling edge of the 10th 16XCLK pulse, TX falls, creating a 3-clock-wide pulse. While Int_TX stays low, a pulse is transmitted during the seventh to tenth clocks of each 16-clock bit cycle.







図 35. IrDA-SIR Encoding Scheme – Detailed Timing Diagram

図 36. Encoding Scheme - Macro View

After reset, Int_RX is high and the 4-bit counter is cleared. When a falling edge is detected on RX, Int_RX falls on the next rising edge of 16XCLK with sufficient setup time. Int_RX stays low for 16 cycles (16XCLK) and then returns to high as required by the IrDA specification. As long as no pulses (falling edges) are detected on RX, Int_RX remains high.






図 37. IrDA-SIR Decoding Scheme – Detailed Timing Diagram

図 38. IrDA-SIR Decoding Scheme – Macro View

It is possible for jitter or slight frequency differences to cause the next falling edge on RX to be missed for one 16XCLK cycle. In that case, a 1-clock-wide pulse appears on Int_RX between consecutive 0s. It is important for the UART to strobe Int_RX in the middle of the bit time to avoid latching this 1-clock-wide pulse. The TL16C750E UART already strobes incoming serial data at the proper time. Otherwise, note that data is required to be framed by a leading 0 and a trailing 1. The falling edge of that first 0 on Int_RX synchronizes the read strobe. The strobe occurs on the 8th 16XCLK pulse after the Int_RX falling edge and once every 16 cycles thereafter until the stop bit occurs.




図 39. Timing Causing 1-Clock-Wide Pulse Between Consecutive Ones




図 40. Recommended Strobing for Decoded Data

The TL16C750E device can decode positive pulses on RX. The timing is different, but the variation is invisible to the UART. The decoder, which works from the falling edge, now recognizes a 0 on the trailing edge of the pulse rather than on the leading edge. As long as the pulse duration is fairly constant, as defined by the specification, the trailing edges should also be 16 clock cycles apart and data can readily be decoded. The 0 appears on Int_RX after the pulse rather than at the start of it.




図 41. Positive RX Pulse Decode - Detailed View



www.tij.co.jp




図 42. Positive RX Pulse Decode – Macro View

10 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The typical implementation is to use the TL16C750E as a RS-232 interface, which is intended to operate with a 5-V microprocessor.

10.2 Typical Application

The typical application is to communicate over UART, either through a RS-232 transceiver, or directly. The general initialization sequence is recommended as following:

- 1. Set the desired baud rate with DLL and DLH (or with fractional baud rate if required)
- 2. Set the desired word length and other settings in the LCR register.
- 3. Reset the FIFOs with the FCR registers




図 43. Typical Application

10.2.1 Design Requirements

For this example, we'll assume a basic 9600 baud UART communication. This is one of the most common and basic UART configurations.

+			
表 2/1	Evample	design	considerations
1X 4 T.		ucsiuii	CONSIDERATIONS

Constraint	Value
Crystal oscillator speed	24 MHz
Desired baud rate	9600 baud
Parity	None
Data bits	8 bits
Stop bits	1 bit



10.2.2 Detailed Design Procedure

The procedure to setup the part for transmission involves only a few register writes. Each step of the process is outlined

10.2.2.1 Set the desired baud rate

As per $\frac{1}{8}$ 24, the desired baud rate is 9600 with an input clock of 24 MHz. The math required to calculate the register values is outlined in Programmable Baud Rate Generator with Fractional Divisor and Fractional Divisor. Since the device by default uses a 16x over sample setting, the math is 24E9 / (16 * 9600) = 156.25. This shows that the fractional baud rate feature is required to achieve 9600 baud. Since the fractional baud rate gives x/64 resolution, 0.25 * 64 = 16. The below values are the divisor values to be used in the registers.

表 25. 9600 baud divisor values

Register	Description	Value
DLH	MSB of the divisor	0x00
DLL	LSB of the divisor	0x9C
DLF	Fractional (1/64) divisor	0x10

Since these registers have access considerations in order to write to them (see 表 8), a few extra writes are required to enable the writes to the desired registers.

表 26. Register writes to configure baud rate

Step	Description	Register & Access Type	Value
1	Enable access to EFR (enhanced function) register	LCR (0b011) [W]	0xBF
2	Enable the enhanced functionality (fractional baud rate)	EFR (0b010) [W]	0x10
3	Enable extra feature registers and 8 bits/no parity/1 stop bit	LCR (0b011) [W]	0x93
4	Write the MSB of the divisor	DLH (0b001) [W]	0x00
5	Write to the LSB of the divisor	DLL (0b000) [W]	0x9C
6	Write to the fractional divisor	DLF (0b111) [W]	0x10
7	Change LCR back to normal mode	LCR (0b011) [W]	0x13

10.2.2.2 Reset the fifos

Since the baud rate and UART settings are configured in the previous section, configuration is complete and the FIFOs are ready to be reset for use.

表 27. Register writes to reset FIFOs

Step	Description	Register & Access Type	Value
1	Reset FIFOs	FCR (0b010) [W]	0x06
2	Enable the FIFOs	FCR (0b010) [W]	0x01


10.2.2.3 Sending data on the bus

Once configuration is complete, the part is ready for data transmission. For the example the data 0xAA is written to the bus. This is quite simple to do. Writing to THR (0b000) automatically shifts the written data into an internal FIFO (since FIFOs are enabled) and then begins being shifted out onto the UART bus.

表 28. Register writes to writing data onto the bus

Step	Description	Register & Access Type	Value		
1	Write data onto bus	THR (0b000) [W]	0xAA		

10.2.3 Application Curves



☑ 44. Waveform showing 0xAA waveform



11 Power Supply Recommendations


The power supply must provide a constant voltage with a 10% maximum variation of the nominal value and has to be able to provide at least the maximum current consumption of the device for the selected nominal voltage only for the UART device:

V_{CC} = 1.8 V

www.tij.co.jp

- V_{CC} = 2.5 V
- $V_{CC} = 3.3 \text{ V}$
- V_{CC} = 5 V

The VCC pin must have a 1- μ F bypass capacitor placed as close as possible to this pin. Also, TI recommends to include two extra capacitors in parallel, which should also be placed as close as possible to the VCC pin. The suggested values for these extra capacitors are 0.1 μ F and 0.01 μ F, respectively.



Copyright © 2017, Texas Instruments Incorporated

Place as close as possible to the VCC pin of the UART.

図 45. Recommended Bypass Capacitors Array

12 Layout

12.1 Layout Guidelines

Traces, Vias, and Other PCB Components: A right angle in a trace can cause more radiation. The capacitance increases in the region of the corner, and the characteristic impedance changes. This impedance change causes reflections.

- Avoid right-angle bends in a trace and try to route them at least with two 45° corners. To minimize any impedance change, the best routing would be a round bend (see ≥ 28).
- Separate high-speed signals (for example, clock signals) from low-speed signals and digital from analog signals; again, placement is important.
- To minimize crosstalk not only between two signals on one layer but also between adjacent layers, route them with 90° to each other




図 46. Layout Do's and Don'ts

TEXAS INSTRUMENTS

12.2 Layout Examples




図 47. Typical UART Layout Example



www.tij.co.jp

13 デバイスおよびドキュメントのサポート

13.1 ドキュメントのサポート

13.1.1 関連資料

関連資料については、以下を参照してください。

•

13.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

13.3 サポート・リソース

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.4 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。 高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL16C750EPFBR	ACTIVE	TQFP	PFB	48	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	TL16C750E	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Mar-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL16C750EPFBR	TQFP	PFB	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2

www.ti.com 26-Mar-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL16C750EPFBR	TQFP	PFB	48	1000	336.6	336.6	31.8



PLASTIC QUAD FLATPACK




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration MS-026.



PLASTIC QUAD FLATPACK




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK



NOTES: (continued)



^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{7.} Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated