

TLV3011-Q1、TLV3012-Q1、TLV3011B-Q1、TLV3012B-Q1 1.24V 基準電圧内蔵低消費電力コンパレータ

1 特長

- 車載アプリケーション向けに認定済み
- 下記内容で AEC-Q100 認定済み
 - デバイス温度グレード 1: -40°C ~ +125°C の動作時周囲温度範囲
 - デバイス HBM ESD 分類レベル 2
 - デバイス CDM ESD 分類レベル C6
- 低い静止電流: 3.1µA (最大値、「B」バージョン)
- 内蔵基準電圧: 1.242V
- 入力同相範囲: レールの 200mV 外まで
- 基準電圧の初期精度: 1%
- フェイルセーフ入力 (「B」バージョン)
- パワーオン・リセット (「B」バージョン)
- ヒステリシス内蔵 (「B」バージョン)
- オープン・ドレイン出力オプション (TLV3011x-Q1)
- プッシュプル出力オプション (TLV3012x-Q1)
- 迅速な応答時間: 6µs
- 低い電源電圧: 1.65V ~ 5.5V (「B」バージョン)

2 アプリケーション

- 車線離脱警報
- クラスタ
- 有料道路支払い用タグ
- アセット・トラッキング
- バッテリー管理システム

3 概要

TLV3011-Q1 は低消費電力オープン・ドレイン出力のコンパレータです。TLV3012-Q1 はプッシュプル出力のコンパレータです。どちらのデバイスも、出力先が自由なオンチップ基準電圧を備えており、静止電流は 5µA (最大値) であり、入力同相範囲は電源レールの 200mV 外であり、1.8V ~ 5.5V の単一電源で動作します。内蔵の 1.242V 直列基準電圧は 100ppm/°C 以下の低ドリフトを実現しており、最大 10nF の容量性負荷で安定に動作し、最大 0.5mA (標準値) の出力電流を供給できます。


TLV3011B-Q1 および TLV3012B-Q1 の「B」バージョンには、パワー・オン・リセット (POR)、フェイルセーフ入力、内蔵ヒステリシスが追加されており、最小電源電圧は 1.65V と低く、最大静止電流は 3.1µA です。

このファミリは、省スペース設計向けの超小型 SOT23-6 パッケージと、基板面積をさらに節約できる SC-70 パッケージで供給されます。どちらのバージョンも、動作温度範囲の仕様は -40°C ~ +125°C です。


製品情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
TLV3011-Q1、 TLV3012-Q1、 TLV3011B-Q1、 TLV3012B-Q1	SOT-23 (6)	2.90mm × 1.60mm
	SC-70 (6)	2.00mm × 1.25mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



TLV3012B-Q1 の基準電圧の分布



TLV3012B-Q1 の基準電圧と温度との関係



Table of Contents

1 特長	1	7 Typical Characteristics - TLV3012-Q1 DCK Package Only	11
2 アプリケーション	1	8 Typical Characteristics - TLV301x-Q1 DBV Package, TLV3011B-Q1 and TLV3012B-Q1	15
3 概要	1	9 Detailed Description	21
4 Revision History	2	9.1 Overview.....	21
5 Pin Configuration and Functions	3	9.2 Functional Block Diagram.....	21
6 Specifications	4	9.3 Feature Description.....	21
6.1 Absolute Maximum Ratings TLV3012-Q1 DCK Package Only	4	9.4 Device Functional Modes.....	21
6.2 Absolute Maximum Ratings - TLV301x-Q1 DBV Package, TLV3011B-Q1 and TLV3012B-Q1	4	10 Application and Implementation	23
6.3 ESD Ratings.....	4	10.1 Application Information.....	23
6.4 Thermal Information - TLV3012-Q1 DCK Package Only.....	5	10.2 Typical Application.....	24
6.5 Thermal Information- TLV301x-Q1 DBV Package, TLV3011B-Q1 and TLV3012B-Q1	5	10.3 System Examples.....	26
6.6 Recommended Operating Conditions.....	5	10.4 Power Supply Recommendations.....	27
6.7 Electrical Characteristics - TLV3012-Q1 DCK Package Only	6	10.5 Layout.....	28
6.8 Switching Characteristics - TLV3012-Q1 DCK Package Only	7	11 Device and Documentation Support	29
6.9 Electrical Characteristics- TLV301x-Q1 DBV Package, TLV3011B-Q1 and TLV3012B-Q1	8	11.1 ドキュメントの更新通知を受け取る方法.....	29
6.10 Switching Characteristics- TLV301x-Q1 DBV Package, TLV3011B-Q1 and TLV3012B-Q1	10	11.2 サポート・リソース.....	29
		11.3 Trademarks.....	29
		11.4 静電気放電に関する注意事項.....	29
		11.5 用語集.....	29
		12 Mechanical, Packaging, and Orderable Information	29

4 Revision History


資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision B (August 2022) to Revision C (April 2023)	Page
• 先頭ページのテキストと表に TLV3011B-Q1 と TLV3012B-Q1 を追加.....	1

Changes from Revision A (June 2019) to Revision B (August 2022)	Page
• DBV パッケージと DCK パッケージの両方に TLV3011-Q1 を追加.....	1
• SOT-23 (DBV) に TLV3012-Q1 を追加.....	1
• DBV パッケージの新しい表を追加.....	1
• 文書全体にわたって表、図、相互参照の採番方法を更新.....	1

Changes from Revision * (March 2011) to Revision A (June 2019)	Page
• HBM と CDM の ESD 定格および分類レベルを追加。AEC-Q100 デバイスの温度グレードも追加.....	1
• 「ピン構成および機能」セクション、「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加	1
• データシートから TLV3011-Q1 デバイスを削除し、TLV3012-Q1 の部品番号から A を削除.....	1
• Deleted the <i>Package Ordering Information</i> section.....	3
• Moved the switching characteristics from the <i>Electrical Characteristics</i> table to the <i>Switching Characteristics</i> table.....	7

5 Pin Configuration and Functions



**图 5-1. DCK, DBV Package
6-Pin SC-70, SOT-23
Top View**

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	OUT	O	Comparator Output
2	V-	-	Negative (lowest) power supply
3	IN+	I	Non-inverting comparator input
4	IN-	I	Inverting comparator input
5	REF	O	Reference Output
6	V+	-	Positive (highest) power supply

6 Specifications

6.1 Absolute Maximum Ratings TLV3012-Q1 DCK Package Only

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾.

		MIN	MAX	UNIT
Supply voltage			7	V
Signal input pins	Voltage ⁽²⁾	-0.5	(V+) +0.5	V
	Current ⁽²⁾		±10	mA
Output short circuit ⁽³⁾		Continuous		
Operating temperature		-40	125	°C
T _J	Junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to the network ground pin.
- (3) Short circuit to ground

6.2 Absolute Maximum Ratings - TLV301x-Q1 DBV Package, TLV3011B-Q1 and TLV3012B-Q1

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage: V _S = (V+) – (V–)		-0.5	7	V
Input pins (IN+, IN–) from (V–) ⁽²⁾		-0.5	7	V
Output (OUT) (Open-Drain) from (V–) ⁽³⁾		-0.5	7	V
Output (OUT) (Push-Pull) from (V–)		-0.5	(V+) + 0.5	V
Output short circuit current ⁽⁴⁾			10	mA
Junction temperature, T _J			150	°C
Storage temperature, T _{stg}		-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Input pins are diode-clamped to (V–). Inputs (IN+, IN–) can be greater than (V+) as long as within the –0.5 V to 7 V range. Inputs beyond –0.3 V must be current-limited to less than –10 mA, while inputs beyond 7 V must be externally voltage clamped.
- (3) Output (OUT) for open drain can be greater than (V+) and inputs (IN+, IN–) as long as it is within the –0.5 V to 7 V range
- (4) Short-circuit to (V–) or (V+).

6.3 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000
		Charged-device model (CDM), per AEC Q100-011	±1000

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.4 Thermal Information - TLV3012-Q1 DCK Package Only

THERMAL METRIC ⁽¹⁾		TLV3012-Q1	
		DCK (SOT)	
		6 PINS	
			UNIT
R _{θJA}	Junction-to-ambient thermal resistance	179.4	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	141.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	71.2	°C/W
ψ _{JT}	Junction-to-top characterization parameter	53.6	°C/W
ψ _{JB}	Junction-to-board characterization parameter	71.0	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	—	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Thermal Information- TLV301x-Q1 DBV Package, TLV3011B-Q1 and TLV3012B-Q1

THERMAL METRIC ⁽¹⁾		TLV3011B-Q1, TLV3012B-Q1		UNIT
		DCK (SC-70)	DBV (SOT-23)	
		6 PINS	6 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	169.8	162.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	120.5	78.8	°C/W
R _{θJB}	Junction-to-board thermal resistance	63.2	42.1	°C/W
ψ _{JT}	Junction-to-top characterization parameter	45.9	21.2	°C/W
ψ _{JB}	Junction-to-board characterization parameter	63.0	41.9	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	-	-	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) report.

6.6 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply voltage: V _S = (V+) – (V–)	1.8	5.5	V
Supply voltage: V _S = (V+) – (V–) B-Versions	1.65	5.5	V
Input voltage range from (V–)	–0.2	(V+) + 0.2	V
Output voltage range from (V–) for open drain	–0.2	(V+)	V
Output voltage range from (V–) for open drain B-Versions	–0.2	5.5	V
Ambient temperature, T _A	–40	125	°C

6.7 Electrical Characteristics - TLV3012-Q1 DCK Package Only

$V_S = 1.8\text{ V to }5.5\text{ V}$, at $T_A = 25^\circ\text{C}$, $V_{OUT} = V_S$, unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
V_{OS}	Input offset voltage	$V_{CM} = 0\text{ V}$, $I_O = 0\text{ V}$		0.5	15	mV
dV_{OS}/dT	Input offset voltage vs temperature	$T_A = -40^\circ\text{C to }+125^\circ\text{C}$		± 12		$\mu\text{V}/^\circ\text{C}$
PSRR	Power supply rejection ratio	$V_S = 1.8\text{ V to }5.5\text{ V}$		100	1000	$\mu\text{V}/\text{V}$
INPUT BIAS CURRENT						
I_B	Input bias current	$V_{CM} = V_S/2$		± 10		μA
I_{OS}	Input offset current	$V_{CM} = V_S/2$		± 10		μA
INPUT VOLTAGE RANGE						
V_{CM}	Common-mode voltage range		$(V_-) - 0.2$		$(V_+) + 0.2$	V
CMRR	Common-mode rejection ratio	$V_{CM} = -0.2\text{ V to } (V_+) - 1.5\text{ V}$	60	74		dB
		$V_{CM} = -0.2\text{ V to } (V_+) + 0.2\text{ V}$	54	62		
INPUT IMPEDANCE						
	Common mode			$10^{13} \parallel 2$		$\Omega \parallel \text{pF}$
	Differential			$10^{13} \parallel 4$		$\Omega \parallel \text{pF}$
OUTPUT						
V_{OL}	Voltage output low from rail	$V_S = 5\text{ V}$, $I_{OUT} = -5\text{ mA}$		160	200	mV
V_{OH}	Voltage output high from rail	$V_S = 5\text{ V}$, $I_{OUT} = 5\text{ mA}$		90	200	mV
	Short-circuit current			See Typical Characteristics		
VOLTAGE REFERENCE						
V_{OUT}	Output voltage		1.208	1.242	1.276	V
	Initial accuracy				$\pm 1\%$	
dV_{OUT}/dT	Temperature drift	$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		40	100	$\text{ppm}/^\circ\text{C}$
dV_{OUT}/dI_{LOAD}	Load regulation, sourcing	$0\text{ mA} < I_{SOURCE} \leq 0.5\text{ mA}$		0.36	1	mV/mA
	Load regulation, sinking	$0\text{ mA} < I_{SINK} \leq 0.5\text{ mA}$		6.6		
I_{LOAD}	Output current			0.5		mA
dV_{OUT}/dV_{IN}	Line regulation	$1.8\text{ V} \leq V_{IN} \leq 5.5\text{ V}$		10	100	$\mu\text{V}/\text{V}$
NOISE						
	Reference voltage noise	$f = 0.1\text{ Hz to }10\text{ Hz}$		0.2		mV _{pp}
POWER SUPPLY						
V_S	Specified voltage		1.8		5.5	V
	Operating voltage range		1.8		5.5	V
I_Q	Quiescent current	$V_S = 5\text{ V}$, $V_O = \text{High}$		2.8	5	μA
TEMPERATURE						
	Operating range		-40		125	$^\circ\text{C}$
	Storage range		-65		150	$^\circ\text{C}$

6.8 Switching Characteristics - TLV3012-Q1 DCK Package Only

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Propagation delay time, low to high	f = 10 kHz, V _{STEP} = 1 V, input overdrive = 10 mV		12		μs
	f = 10 kHz, V _{STEP} = 1 V, input overdrive = 100 mV		6		
Propagation delay time, high to low	f = 10 kHz, V _{STEP} = 1 V, input overdrive = 10 mV		13.5		μs
	f = 10 kHz, V _{STEP} = 1 V, input overdrive = 100 mV		6.5		
t _r Rise time	C _L = 10 pF		100		ns
t _f Fall time	C _L = 10 pF		100		ns

6.9 Electrical Characteristics- TLV301x-Q1 DBV Package, TLV3011B-Q1 and TLV3012B-Q1

For V_S (TOTAL SUPPLY VOLTAGE) = $(V+) - (V-) = 1.8V$ and $5.5V$, $V_{CM} = V_S/2$ at $T_A = 25^\circ C$ (Unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
V_{OS}	Input offset voltage	$V_{CM} = (V-)$	-6	±0.3	6	mV
V_{OS}	Input offset voltage	$V_{CM} = (V-)$ $T_A = -40^\circ C$ to $+125^\circ C$	-9		9	mV
dV_{IO}/dT	Input offset voltage drift	$V_{CM} = (V-)$ $T_A = -40^\circ C$ to $+125^\circ C$		±12		$\mu V/^\circ C$
PSRR	power supply rejection ratio	$V_{CM} = (V-)$ $V_S = 1.8 V$ to $5.5 V$ $T_A = -40^\circ C$ to $+125^\circ C$		100	1000	$\mu V/V$
PSRR	power supply rejection ratio (B-Versions)	$V_{CM} = (V-)$ $V_S = 1.65 V$ to $5.5 V$ $T_A = -40^\circ C$ to $+125^\circ C$		100	1000	$\mu V/V$
V_{HYS}	Input hysteresis voltage	$T_A = -40^\circ C$ to $+125^\circ C$	2	6	8	mV
INPUT BIAS CURRENT						
I_B	Input bias current	$V_{CM} = V_S/2$	-10 ⁽¹⁾	±4.5	10 ⁽¹⁾	pA
I_{OS}	Input offset current	$V_{CM} = V_S/2$	-10 ⁽¹⁾	±1	10 ⁽¹⁾	pA
INPUT COMMON MODE RANGE						
V_{CM} -Range	Common-mode voltage range	$V_S = 1.8 V$ to $5.5 V$	$(V-) - 0.2$		$(V+) + 0.2$	V
CMRR	Common mode rejection ratio	$V_{CM} = (V-) + 1.5V$ to $(V+) + 0.2V$ $V_S = 5.5 V$	60	74		dB
CMRR	Common mode rejection ratio	$V_{CM} = (V-) - 0.2V$ to $(V+) + 0.2V$ $V_S = 5.5 V$	54	62		dB
R_{CM}	Input Common Mode Resistance			10^{13}		Ω
C_{IC}	Input Common Mode Capacitance			2		pF
INPUT IMPEDANCE						
R_{DM}	Input Differential Mode Resistance			10^{13}		Ω
C_{ID}	Input Differential Mode Capacitance			4		pF
OUTPUT						
V_{OL}	Voltage swing from $(V-)$	$V_S = 5 V$ $I_{SINK} = 5 mA$ $T_A = -40^\circ C$ to $+125^\circ C$		160	200	mV
V_{OH}	Voltage swing from $(V+)$ (for Push-Pull only)	$V_S = 5 V$ $I_{SOURCE} = 5 mA$ $T_A = -40^\circ C$ to $+125^\circ C$		90	200	mV
VOLTAGE REFERENCE						
V_{OUT}	Reference Voltage		1.223	1.242	1.260	V
	Accuracy			±0.25%	±1.5%	
dV_{OUT}/dT	Temperature Drift	$T_A = -40^\circ C$ to $+125^\circ C$		40	100	ppm/ $^\circ C$
dV_{OUT}/dI_{LOAD}	Load Regulation, Sourcing	$0 mA < I_{SOURCE} \leq 0.5 mA$		0.36	1 ⁽¹⁾	mV/mA
	Load Regulation, Sinking	$0 mA < I_{SINK} \leq 0.5 mA$		6.6		mV/mA

6.9 Electrical Characteristics- TLV301x-Q1 DBV Package, TLV3011B-Q1 and TLV3012B-Q1 (continued)

For V_S (TOTAL SUPPLY VOLTAGE) = $(V+) - (V-) = 1.8V$ and $5.5V$, $V_{CM} = V_S/2$ at $T_A = 25^\circ C$ (Unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{LOAD}	Output Current			0.5		mA
dV _{OUT} /dV _S	Line Regulation	1.8 V ≤ V _S ≤ 5.5 V		10	100 ⁽¹⁾	μV/V
dV _{OUT} /dV _S	Line Regulation (B-Versions)	1.65 V ≤ V _S ≤ 5.5 V		10	100 ⁽¹⁾	μV/V
V _{noise}	Noise	f = 0.1 Hz to 10 Hz		0.2		mV _{PP}
POWER SUPPLY						
I _Q	Quiescent current per comparator	Output is logic high		2.8	5	μA
I _Q	Quiescent current per comparator	Output is logic high T _A = -40°C to +125°C			7	μA
I _Q	Quiescent current per comparator (B-Versions)	Output is logic high		2.4	3.1	μA
I _Q	Quiescent current per comparator (B-Versions)	Output is logic high T _A = -40°C to +125°C			3.6	μA

(1) Ensured by characterization

6.10 Switching Characteristics- TLV301x-Q1 DBV Package, TLV3011B-Q1 and TLV3012B-Q1

For V_S (TOTAL SUPPLY VOLTAGE) = $(V+) - (V-) = 1.8\text{ V}$ and 5.5 V , $V_{CM} = V_S / 2$ at $T_A = 25^\circ\text{C}$ (Unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT						
T_{PD-LH}	Propagation delay time, low-to-high	$f = 10\text{ kHz}$, $V_{STEP} = 1\text{V}$, $V_{OD} = 10\text{ mV}$, $C_L = 10\text{ pF}$		12		μs
T_{PD-LH}	Propagation delay time, low-to-high	$f = 10\text{ kHz}$, $V_{STEP} = 1\text{V}$, $V_{OD} = 100\text{ mV}$, $C_L = 10\text{ pF}$		6		μs
T_{PD-LH}	Propagation delay time, low-to-high (push-pull output, B-Version)	$f = 10\text{ kHz}$, $V_{STEP} = 200\text{mV}$, $V_{OD} = 100\text{ mV}$, $C_L = 10\text{ pF}$		2	4	μs
T_{PD-HL}	Propagation delay time, high-to-low	$f = 10\text{ kHz}$, $V_{STEP} = 1\text{V}$, $V_{OD} = 10\text{ mV}$, $C_L = 10\text{ pF}$		13.5		μs
T_{PD-HL}	Propagation delay time, high-to-low	$f = 10\text{ kHz}$, $V_{STEP} = 1\text{V}$, $V_{OD} = 100\text{ mV}$, $C_L = 10\text{ pF}$		6.5		μs
T_{PD-HL}	Propagation delay time, high-to-low (B-Versions)	$f = 10\text{ kHz}$, $V_{STEP} = 200\text{mV}$, $V_{OD} = 100\text{ mV}$, $C_L = 10\text{ pF}$		2	4	μs
T_{RISE}	Output Rise Time, 20% to 80%, push-pull output	$C_L = 10\text{ pF}$		100		ns
T_{RISE}	Output Rise Time, 20% to 80%, push-pull output (B-Versions)	$C_L = 10\text{ pF}$		10		ns
T_{RISE}	Output Rise Time, 20% to 80%, open-drain output	$R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$		200		ns
T_{FALL}	Output Fall Time, 80% to 20%	$C_L = 10\text{ pF}$		100		ns
T_{FALL}	Output Fall Time, 80% to 20% (B-Versions)	$C_L = 10\text{ pF}$		10		ns
T_{FALL}	Output Fall Time, 80% to 20%, open-drain output	$R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$		200		ns
T_{FALL}	Output Fall Time, 80% to 20%, open-drain output (B-Versions)	$R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$		10		ns
t_{ON}	Power on-time (B-Versions)			1.9		ms

7 Typical Characteristics - TLV3012-Q1 DCK Package Only

At $T_A = 25^\circ\text{C}$, $V_S = 1.8\text{ V}$ to 5.5 V , and Input Overdrive = 100 mV , unless otherwise noted.




Figure 7-1. Quiescent Current vs Temperature




Figure 7-2. Quiescent Current vs Output Switching Frequency




Figure 7-3. Input Bias Current vs Temperature




Figure 7-4. Output Low vs Output Current




Figure 7-5. Output High vs Output Current






Figure 7-6. Propagation Delay (t_{PLH}) vs Capacitive Load

7 Typical Characteristics - TLV3012-Q1 DCK Package Only (continued)


At $T_A = 25^\circ\text{C}$, $V_S = 1.8\text{ V}$ to 5.5 V , and Input Overdrive = 100 mV , unless otherwise noted.




7-7. Propagation Delay (t_{PHL}) vs Capacitive Load




7-8. Propagation Delay (t_{PLH}) vs Input Overdrive




7-9. Propagation Delay (t_{PHL}) vs Input Overdrive



7-10. Propagation Delay (t_{PLH}) vs Temperature




7-11. Propagation Delay (t_{PHL}) vs Temperature



7-12. Propagation Delay (t_{PLH})



7 Typical Characteristics - TLV3012-Q1 DCK Package Only (continued)

At $T_A = 25^\circ\text{C}$, $V_S = 1.8\text{ V to } 5.5\text{ V}$, and Input Overdrive = 100 mV, unless otherwise noted.




7 Typical Characteristics - TLV3012-Q1 DCK Package Only (continued)

At $T_A = 25^\circ\text{C}$, $V_S = 1.8\text{ V to } 5.5\text{ V}$, and Input Overdrive = 100 mV, unless otherwise noted.




8 Typical Characteristics - TLV301x-Q1 DBV Package, TLV3011B-Q1 and TLV3012B-Q1


For V_S (Total Supply Voltage) = $(V+) - (V-) = +5V$, $V_{CM} = V_S / 2$ at $T_A = 25^\circ C$, $R_{PULLUP} = 1M\Omega$ to $V+$, $C_L = 15pF$, $V_{OD} = 100mV$ unless otherwise noted.




8-1. Output Swing vs. Output Sinking Current - 1.8V




8-2. Output Swing vs. Output Sourcing Current - 1.8V




8-3. Output Swing vs. Output Sinking Current - 3.3V



8-4. Output Swing vs. Output Sourcing Current - 3.3V




8-5. Output Swing vs. Output Sinking Current - 5V



8-6. Output Swing vs. Output Sourcing Current - 5V


8 Typical Characteristics - TLV301x-Q1 DBV Package, TLV3011B-Q1 and TLV3012B-Q1 (continued)

For V_S (Total Supply Voltage) = $(V+) - (V-) = +5V$, $V_{CM} = V_S / 2$ at $T_A = 25^\circ C$, $R_{PULLUP} = 1M\Omega$ to $V+$, $C_L = 15pF$, $V_{OD} = 100mV$ unless otherwise noted.




8 Typical Characteristics - TLV301x-Q1 DBV Package, TLV3011B-Q1 and TLV3012B-Q1 (continued)


For V_S (Total Supply Voltage) = $(V+) - (V-) = +5V$, $V_{CM} = V_S / 2$ at $T_A = 25^\circ C$, $R_{PULLUP} = 1M\Omega$ to $V+$, $C_L = 15pF$, $V_{OD} = 100mV$ unless otherwise noted.




8-13. Low to High Propagation Delay vs. Overdrive




8-14. High to Low Propagation Delay vs. Temperature




8-15. Low to High Propagation Delay vs. Temperature



8-16. Reference Voltage vs. Temperature









8-17. Reference Voltage vs. Reference Output Sourcing Current



8-18. Reference Voltage vs. Reference Output Sinking Current







8 Typical Characteristics - TLV301x-Q1 DBV Package, TLV3011B-Q1 and TLV3012B-Q1 (continued)

For V_S (Total Supply Voltage) = $(V+) - (V-) = +5V$, $V_{CM} = V_S / 2$ at $T_A = 25^\circ C$, $R_{PULLUP} = 1M\Omega$ to $V+$, $C_L = 15pF$, $V_{OD} = 100mV$ unless otherwise noted.




8 Typical Characteristics - TLV301x-Q1 DBV Package, TLV3011B-Q1 and TLV3012B-Q1 (continued)

For V_S (Total Supply Voltage) = $(V+) - (V-) = +5V$, $V_{CM} = V_S / 2$ at $T_A = 25^\circ C$, $R_{PULLUP} = 1M\Omega$ to $V+$, $C_L = 15pF$, $V_{OD} = 100mV$ unless otherwise noted.




8 Typical Characteristics - TLV301x-Q1 DBV Package, TLV3011B-Q1 and TLV3012B-Q1 (continued)


For V_S (Total Supply Voltage) = $(V+) - (V-) = +5V$, $V_{CM} = V_S / 2$ at $T_A = 25^\circ C$, $R_{PULLUP} = 1M\Omega$ to $V+$, $C_L = 15pF$, $V_{OD} = 100mV$ unless otherwise noted.




8-31. Offset Voltage vs. Common Mode Voltage, 5 V



8-32. Offset Voltage vs. Supply Voltage, 125°C



8-33. Offset Voltage vs. Supply Voltage, 25°C




8-34. Offset Voltage vs. Supply Voltage, -40°C

9 Detailed Description

9.1 Overview

The TLV301xB-Q1 is a MicroPower comparator with an integrated reference that is well suited for compact, low-current, precision voltage detection applications. With a high-accuracy, internal reference of 1.242 V and 3.1 μ A of quiescent current, the TLV301xB-Q1 enables power conscious systems to monitor and respond quickly to fault conditions.

9.2 Functional Block Diagram



9.3 Feature Description

The TLV301x-Q1 is comprised of a rail-to-rail input comparator with open-drain or push-pull output options and a voltage reference that is externally available.

9.4 Device Functional Modes

The TLV301x-Q1 requires an operating voltage between 1.8 V and 5.5 V for the comparator output to reflect the voltage applied to the inputs. Similarly, the reference output (REF) will also be valid over the same operating voltage range. The "B" versions add hysteresis, power on reset, fail-safe inputs and a 1.65 V minimum supply voltage.

9.4.1 Open Drain Output (TLV3011-Q1 and TLV3011B-Q1)

The TLV3011-Q1 features an Open-Drain (sinking only) output that allows multiple devices to be driven by a single pull-up resistor to accomplish an OR function, making the TLV3011-Q1 useful for logic applications. The value of the pull-up resistor and supply voltage used will affect current consumption due to additional current drawn when the output is in a low state. This effect can be seen in the typical curve Quiescent Current vs Output Switching Frequency.

For the TLV3011-Q1, the pull-up voltage must be less than, or equal to, the V+ supply voltage ($V_{PULLUP} \leq V+$).

The TLV3011B-Q1 may be pulled-up to any voltage up to 5.5V, regardless of the supply voltage.

9.4.2 Push-Pull Output (TLV3012-Q1 and TLV3012B-Q1)

The TLV3012-Q1 has a "Push-Pull" output capable of both sinking and sourcing current. The push-pull output stage is optimal for reduced power budget applications by eliminating the need for a pull-up resistor and features no shoot-through current. Do not tie push-pull outputs together.

9.4.3 Voltage Reference

The integrated 1.242-V voltage reference offers low 100-ppm/ $^{\circ}$ C (maximum) drift provided on a separate output pin that allows use of external dividers or to provide a reference voltage for other external circuitry. The reference is stable with up to a 10-nF capacitive load and can sink or source up to 500 μ A (typical) of output current.

9.4.4 TLV3011B-Q1 and TLV3012B-Q1 Fail-Safe inputs

The TLV3011B-Q1 and TLV3012B-Q1 inputs are Fail-Safe up to 5.5V independent of V+ voltage. Fail-Safe is defined as maintaining the same high input impedance when V+ is unpowered or within the recommended operating ranges.

The Fail-Safe inputs can be any value between 0 V and 5.5 V, even while V+ is zero or ramping up or down. This feature avoids power sequencing issues as long as the input voltage range and supply voltage are within the specified ranges. This is possible since the inputs are not clamped to V+ and the input current maintains its value even when a higher voltage is applied to the inputs.

As long as one of the input pins remains within the valid input range, and the supply voltage is valid and not in POR, the output state will be correct.

The following is a summary of the TLV3011B-Q1 and TLV3012B-Q1 device input voltage excursions and their outcomes:

1. When both IN- and IN+ are within the specified input voltage range:
 - a. If IN- is higher than IN+ and the offset voltage, the output is low.
 - b. If IN- is lower than IN+ and the offset voltage, the output is high.
2. When IN- is higher than the specified input voltage range and IN+ is within the specified voltage range, the output is low.
3. When IN+ is higher than the specified input voltage range and IN- is within the specified input voltage range, the output is high
4. When IN- and IN+ are both outside the specified input voltage range, the output state is **indeterminate** (random). *Do not* operate in this region.


Because the inputs do not have upper ESD diode clamps to V+, input voltages must be externally clamped to below 5.5 V if the source could possibly exceed 5.5 V. A current limiting resistor in series with the input is also recommend in case of input transients.

9.4.5 TLV3011B-Q1 and TLV3012B-Q1 Power On Reset

The TLV3011B-Q1 and TLV3012B-Q1 have an internal Power-on-Reset (POR) circuit for known start-up or power-down conditions. While the power supply (V+) is ramping up or ramping down, the POR circuitry will be activated for up to 1.9ms after the minimum supply voltage threshold is crossed, or immediately when the supply voltage drops below minimum supply. When the supply voltage is equal to or greater than the minimum supply voltage, and after the delay period, the comparator output reflects the state of the differential input (V_{ID}). This delay is long enough to allow the reference output to stabilize with up to a 10nF capacitive load.

During the POR period (t_{on}), the outputs will be the following:

- The open drain output TLV3011B-Q1 will be high (Hi-Z).
- The push-pull output TLV3012B-Q1 will be low (sinking).



9-1. Power-On Reset Example Timing Diagram for Push-Pull Output

Note that it the nature of an open collector output that the output will rise with the pull-up voltage during the HI-Z POR period.

10 Application and Implementation

注


以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

10.1 Application Information

The TLV301x-Q1 and TLV301xB-Q1 comparator family with on-chip 1.242-V series reference with the choice of either open-drain or push-pull output stages.

A typical supply current of 2.4 μA and small packaging combine with 1.65-V supply requirements to make the TLV301xB-Q1 devices optimal for battery and portable designs.

図 10-1 shows the typical connections for the TLV3012-Q1 device.




Copyright © 2016, Texas Instruments Incorporated

図 10-1. Basic Connections

10.1.1 External Hysteresis

Comparator inputs have no noise immunity within the range of the specified offset voltage. For noisy input signals, the comparator output may display multiple switching as input signals move through the switching threshold. The typical comparator threshold of the TLV3012-Q1 device is ± 0.5 mV. To prevent multiple switching within the comparator threshold of the TLV3012-Q1 device, external hysteresis may be added by connecting a small amount of feedback to the positive input. 図 10-2 shows a typical topology used to introduce hysteresis, described by 式 1.

$$V_{\text{HYST}} = \frac{V_+ \times R1}{R1 + R2} \quad (1)$$



Copyright © 2016, Texas Instruments Incorporated

10-2. Adding Hysteresis

The V_{HYST} voltage sets the value of the transition voltage required to switch the comparator output by increasing the threshold region, thereby reducing sensitivity to noise.


10.1.2 TLV3011B-Q1 and TLV3012B-Q1 Hysteresis

The TLV3011B-Q1 and TLV3012B-Q1 have typically 6mV of built-in hysteresis. External hysteresis can still be added as explained in the previous section.

10.2 Typical Application

10.2.1 Under-Voltage Detection

Under-voltage detection is frequently required to alert the system that a battery voltage has dropped below the usable voltage level. Figure 23 shows a simple under-voltage detection circuit using the TLV3012-Q1 which is configured as a non-inverting comparator with the integrated 1.242 V reference is externally connected to the inverting input pin (IN-).



10-3. Under-Voltage Detection

10.2.1.1 Design Requirements

For this design, follow these design requirements:

- Operate from power supply that powers the microcontroller.
- Under-voltage alert is active low.
- Logic low output when V_{BAT} is less than 2.0V.

10.2.1.2 Detailed Design Procedure

Configure the circuit as shown in [Figure 10-3](#). Connect (V+) to V_{BAT} which also powers the microcontroller. Resistors R_1 and R_2 create the under-voltage alert level of 2.0 V. When the battery voltage sags down to 2.0 V, the resistor divider voltage crosses V_{REF} , the 1.242 V reference threshold of the TLV3012-Q1. This causes the comparator output to transition from a logic high to a logic low. The push-pull output of the TLV3012-Q1 is selected since the comparator operating voltage is shared with the microcontroller which is receiving the under-voltage alert signal.

[Equation 2](#) is derived from the analysis of [Figure 10-3](#).

$$V_{REF} = \frac{R_2}{R_1 + R_2} \times V_{BAT} \quad (2)$$

where

- R_1 and R_2 are the resistor values for the resistor divider connected to IN+
- V_{BAT} is the voltage source that is being monitored for an undervoltage condition.
- V_{REF} is the falling edge threshold where the comparator output changes state from high to low

Rearranging [Equation 2](#) and solving for R_1 yields [Equation 3](#).

$$R_1 = \frac{(V_{BAT} - V_{REF})}{V_{REF}} \times R_2 \quad (3)$$

For the specific undervoltage detection of 2.0 V using the TLV3012-Q1, the following results are calculated.


$$R_1 = \frac{(2.0 - 1.242)}{1.242} \times 1M = 610 \text{ k}\Omega \quad (4)$$

where

- R_2 is set to 1 M Ω
- V_{BAT} is set to 2.0 V
- V_{REF} is set to 1.242 V

Choose R_{TOTAL} ($R_1 + R_2$) such that the current through the divider is at least 100 times higher than the input bias current (I_{BIAS}). The resistors can have high values to minimize current consumption in the circuit without adding significant error to the resistive divider.


10.2.1.3 Application Curve



10.3 System Examples

10.3.1 Power-On Reset

The reset circuit shown in [10-5](#) provides a time-delayed release of reset to the [MSP430™ microcontroller](#). Operation of the circuit is based on a stabilization time constant of the supply voltage, rather than on a predetermined voltage value. The negative input is a reference voltage created by the internal voltage reference. The positive input is an RC circuit that provides a power-up delay. When power is applied, the output of the comparator is low, holding the processor in the reset condition. Only after allowing time for the supply voltage to stabilize does the positive input of the comparator become higher than the negative input, resulting in a high output state, releasing the processor for operation. The stabilization time required for the supply voltage is adjustable by the selection of the RC component values. Use of a lower-valued resistor in this portion of the circuit does not increase current consumption, because no current flows through the RC circuit after the supply has stabilized.




Copyright © 2016, Texas Instruments Incorporated

Figure 10-5. TLV3012-Q1 Configured as Power-Up Reset Circuit for the MSP430™ Microcontroller

The reset delay needed depends on the power-up characteristics of the system power supply. R_1 and C_1 are selected to allow enough time for the power supply to stabilize. D_1 provides rapid reset if power is lost. In this example, the $R_1 \times C_1$ time constant is 10 ms.

10.3.2 Relaxation Oscillator

The TLV3012-Q1 device can be configured as a relaxation oscillator to provide a simple and inexpensive clock output (see Figure 10-6). The capacitor is charged at a rate of $T = 0.69RC$ and discharges at a rate of $0.69RC$. Therefore, the period is $T = 1.38RC$. R_1 may be a different value than R_2 .



Copyright © 2016, Texas Instruments Incorporated

Figure 10-6. TLV3012-Q1 Configured as Relaxation Oscillator

10.4 Power Supply Recommendations

The TLV3012-Q1 has a recommended operating voltage range (V_S) of 1.8 V to 5.5 V. V_S is defined as $(V+) - (V-)$. Therefore, the supply voltages used to create V_S can be single-ended or bipolar. For example, single-ended supply voltages of 5 V and 0 V and bipolar supply voltages of +2.5 V and -2.5 V create comparable operating voltages for V_S . However, when bipolar supply voltages are used, it is important to realize that the reference


(REF) and logic low level of the comparator output is referenced to (V-). Output capacitive loading and output toggle rate will cause the average supply current to rise over the quiescent current in the EC Table.

10.5 Layout

10.5.1 Layout Guidelines

To minimize supply noise, power supplies should be capacitively decoupled by a 0.1- μ F ceramic capacitor. Comparators are sensitive to input noise and precautions such as proper grounding (use of ground plane), supply bypassing, and guarding of high-impedance nodes minimize the effects of noise and help to ensure specified performance.

10.5.2 Layout Example



 10-7. Layout Example

11 Device and Documentation Support

11.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

11.3 Trademarks

MSP430™ is a trademark of Texas Instruments.

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

11.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

11.5 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV3011AQDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2Q7F	Samples
TLV3011AQDCKRQ1	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1M6	Samples
TLV3011BQDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	31IF	Samples
TLV3011BQDCKRQ1	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1O6	Samples
TLV3012AQDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2Q8F	Samples
TLV3012AQDCKRQ1	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BPF	Samples
TLV3012BQDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	31JF	Samples
TLV3012BQDCKRQ1	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1O7	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV3011-Q1, TLV3011B-Q1, TLV3012-Q1, TLV3012B-Q1 :

- Catalog : [TLV3011](#), [TLV3011B](#), [TLV3012](#), [TLV3012B](#)

- Enhanced Product : [TLV3011-EP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV3011AQDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV3011AQDCKRQ1	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV3011BQDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV3011BQDCKRQ1	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV3012AQDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV3012AQDCKRQ1	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TLV3012BQDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV3012BQDCKRQ1	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV3011AQDBVRQ1	SOT-23	DBV	6	3000	210.0	185.0	35.0
TLV3011AQDCKRQ1	SC70	DCK	6	3000	180.0	180.0	18.0
TLV3011BQDBVRQ1	SOT-23	DBV	6	3000	210.0	185.0	35.0
TLV3011BQDCKRQ1	SC70	DCK	6	3000	180.0	180.0	18.0
TLV3012AQDBVRQ1	SOT-23	DBV	6	3000	210.0	185.0	35.0
TLV3012AQDCKRQ1	SC70	DCK	6	3000	200.0	183.0	25.0
TLV3012BQDBVRQ1	SOT-23	DBV	6	3000	210.0	185.0	35.0
TLV3012BQDCKRQ1	SC70	DCK	6	3000	180.0	180.0	18.0

DBV0006A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.
4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
5. Reference JEDEC MO-178.

EXAMPLE BOARD LAYOUT

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214840/F 05/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214840/F 05/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


DCK0006A



PACKAGE OUTLINE

SOT - 1.1 max height


SMALL OUTLINE TRANSISTOR




4214835/B 04/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
4. Falls within JEDEC MO-203 variation AB.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X




SOLDER MASK DETAILS

4214835/B 04/2024

NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:18X

4214835/B 04/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ（データシートを含みます）、設計リソース（リファレンス・デザインを含みます）、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated