

# TLV4011-Q1 高精度リファレンス搭載、低消費電力コンパレータ

## 1 特長

- 車載アプリケーションに対応
- 下記内容で AEC-Q100 認定済み:
  - デバイス温度グレード 1: -40°C ~ 125°C の動作時 周囲温度範囲
  - デバイス HBM ESD 分類レベル H1C
  - デバイス CDM ESD 分類レベル C6
- 可変スレッシュホールド: 最小 1.226 V
- 高精度の  $\pm 1.5\%$  スレッシュホールド電圧精度
- 消費電流: 3  $\mu$ A
- オープン・ドレイン出力
- 温度範囲: -40°C ~ 125°C
- 5 ピン SC-70 パッケージ

## 2 アプリケーション

- 緊急通報 (eCall)
- テレマティクス制御ユニット
- オンボード・チャージャ (OBC) およびワイヤレス・チャージャ
- DC/DC コンバータ
- バッテリー管理システム (BMS)

## 3 概要

TLV4011-Q1 は、高精度の基準電圧を内蔵した低消費電力の高精度コンパレータです。2 つの外付け抵抗を入力に接続して、最小 1.226V までの可変電圧スレッシュホールドを作成できます。

TLV4011-Q1 は、スイッチング・スレッシュホールドと高精度ヒステリシスを出荷時に調整済みであるため、低速で変化する入力信号をクリーンなデジタル出力に変換する必要があります。ノイズの多い過酷環境での電圧および電流監視に適しています。同様に、入力の短時間のグリッチは除去されるため、誤トリガのない安定した出力動作が確保されます。


電源投入時には、電源電圧  $V_{DD}$  が 0.8 V を上回ると  $\overline{\text{RESET}}$  ピンがアサート (LOW) されます。その後、TLV4011-Q1 が入力を監視し、入力がスレッシュホールド電圧  $V_{IT}$  を下回っている間は  $\overline{\text{RESET}}$  ピンをアクティブ (LOW) に維持します。入力がスレッシュホールド電圧  $V_{IT}$  を上回ると、ただちに  $\overline{\text{RESET}}$  がディアサート (HIGH) されます。製品スペクトラムは、1.8V、3.3V、5V、および可変電源電圧用に設計されています。

TLV4011-Q1 は 5 ピン SC-70 パッケージで供給され、-40°C ~ 125°C の温度範囲で仕様が規定されています。

### 製品情報 (1)

部品番号	パッケージ	本体サイズ (公称)
TLV4011-Q1	SC-70 (5)	2.00mm × 1.25mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



代表的なアプリケーション回路図




## Table of Contents

<b>1 特長</b> .....	1	7.2 Functional Block Diagram.....	8
<b>2 アプリケーション</b> .....	1	7.3 Feature Description.....	8
<b>3 概要</b> .....	1	7.4 Device Functional Modes.....	9
<b>4 Revision History</b> .....	2	<b>8 Application and Implementation</b> .....	10
<b>5 Pin Configuration and Functions</b> .....	3	8.1 Application Information.....	10
Pin Functions.....	3	8.2 Typical Application.....	10
<b>6 Specifications</b> .....	4	<b>9 Power Supply Recommendations</b> .....	12
6.1 Absolute Maximum Ratings.....	4	<b>10 Layout</b> .....	13
6.2 ESD Ratings.....	4	10.1 Layout Guidelines.....	13
6.3 Recommended Operating Conditions.....	4	10.2 Layout Examples.....	13
6.4 Thermal Information.....	4	<b>11 Device and Documentation Support</b> .....	14
6.5 Electrical Characteristics.....	5	11.1 ドキュメントの更新通知を受け取る方法.....	14
6.6 Timing Requirements.....	5	11.2 サポート・リソース.....	14
6.7 Switching Characteristics.....	5	11.3 Trademarks.....	14
6.8 Dissipation Ratings.....	5	11.4 静電気放電に関する注意事項.....	14
6.9 Timing Diagrams.....	6	11.5 用語集.....	14
6.10 Typical Characteristics.....	7	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	15
<b>7 Detailed Description</b> .....	8		
7.1 Overview.....	8		

## 4 Revision History

DATE	REVISION	NOTES
September 2020	*	Initial release

## 5 Pin Configuration and Functions



**FIG 5-1. DCK Package, 5-Pin SC-70, Top View**

### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
GND	2	I	Ground
RESET	3	O	Active-low reset output (open-drain)
SENSE	5	I	Input
NC	1	—	No internal connection
V <sub>DD</sub>	4	I	Input supply voltage

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage <sup>(2)</sup>	-0.3	7	V
	Voltage applied to all other pins <sup>(2)</sup>	-0.3	7	V
I <sub>OL</sub>	Maximum low-level output current		5	mA
I <sub>OH</sub>	Maximum high-level output current		-5	mA
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>DD</sub>	±10	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DD</sub>	±10	mA
P <sub>D</sub>	Continuous total power dissipation	See <a href="#">セクション 6.8</a>		
T <sub>A</sub>	Operating free-air temperature	-40	125	°C
T <sub>solder</sub>	Soldering temperature		260	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to GND. For reliable operation, the device should not be continuously operated at 7 V for more than t = 1000 h.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000
		Charged-device model (CDM), per AEC Q100-011	±1000

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage	1.3	6	V
V <sub>I</sub>	Input voltage	0	V <sub>DD</sub> + 0.3	V
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TLV4011-Q1	UNIT
		DCK (SC-70)	
		5 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	246.6	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	68.2	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	78.4	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.9	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	77.7	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OL</sub>	Low-level output voltage	V <sub>DD</sub> = 1.5 V, I <sub>OL</sub> = 1 mA				V
		V <sub>DD</sub> = 3.3 V, I <sub>OL</sub> = 2 mA			0.3	
		V <sub>DD</sub> = 6 V, I <sub>OL</sub> = 3 mA				
V <sub>POR</sub>	Power-up reset voltage <sup>(1)</sup>	V <sub>OL(max)</sub> = 0.2 V, I <sub>OL</sub> = 50 μA, T <sub>A</sub> = 25°C	0.8			V
V <sub>IT</sub>	Negative-going input threshold voltage <sup>(2)</sup>	SENSE	1.2	1.226	1.244	V
V <sub>hys</sub>	Hysteresis	T <sub>A</sub> = 25°C		15		mV
I <sub>I</sub>	Input current	SENSE	-25		25	nA
I <sub>OH</sub>	High-level output current at RESET	RESET			300	nA
I <sub>DD</sub>	Supply current	V <sub>DD</sub> = 3.3 V, Output unconnected		2	4	μA
		V <sub>DD</sub> = 6 V, Output unconnected		2	4	
C <sub>I</sub>	Input capacitance	V <sub>I</sub> = 0 V to V <sub>DD</sub>		1		pF

(1) The lowest supply voltage at which RESET (V<sub>OL(max)</sub> = 0.2 V, I<sub>OL</sub> = 50 μA) becomes active. t<sub>r</sub>(V<sub>DD</sub>) ≥ 15 μs/V.

(2) To ensure the best stability of the threshold voltage, place a bypass capacitor (ceramic, 0.1-μF) near the supply terminals.

## 6.6 Timing Requirements

R<sub>L</sub> = 1 MΩ, C<sub>L</sub> = 50 pF, T<sub>A</sub> = -40°C to 125°C (unless otherwise noted)

			MIN	MAX	UNIT
t <sub>w</sub>	Pulse duration	SENSE			μs
			V <sub>IH</sub> = 1.05 × V <sub>IT</sub> , V <sub>IL</sub> = 0.95 × V <sub>IT</sub>		
			5.5		

## 6.7 Switching Characteristics


R<sub>L</sub> = 1 MΩ, C<sub>L</sub> = 50 pF, T<sub>A</sub> = -40°C to 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PHL</sub>	Propagation (delay) time, high-to-low-level output	SENSE to RESET delay		5	100	μs
t <sub>PLH</sub>	Propagation (delay) time, low-to-high-level output	SENSE to RESET delay		5	100	μs
			V <sub>IH</sub> = 1.05 × V <sub>IT</sub> , V <sub>IL</sub> = 0.95 × V <sub>IT</sub>			

## 6.8 Dissipation Ratings


PACKAGE	POWER RATING T <sub>A</sub> < 25°C	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	POWER RATING T <sub>A</sub> = 70°C	POWER RATING T <sub>A</sub> = 85°C
DCK	321 mW	2.6 mW/°C	206 mW	167 mW

## 6.9 Timing Diagrams




⊗ 6-1. Timing Requirements


## 6.10 Typical Characteristics




**6-2. Supply Current vs Supply Voltage**




**6-3. Low-Level Output Voltage vs Low-Level Output Current**




**6-4. Low-Level Output Voltage vs Low-Level Output Current**



**6-5. Low-Level Output Voltage vs Low-Level Output Current**



**6-6. Low-Level Output Voltage vs Low-Level Output Current**




**6-7. Normalized Input Threshold Voltage vs Free-Air Temperature At Sense**

## 7 Detailed Description

### 7.1 Overview

The TLV4011-Q1 is a low-current comparator used to monitor system voltages above 1.226 V. The comparators assert an active low  $\overline{\text{RESET}}$  signal when the SENSE voltages drop below  $V_{IT}$ . The  $\overline{\text{RESET}}$  output remains low until the SENSE voltage returns above  $V_{IT}$  plus the integrated hysteresis level. The TLV4011-Q1 is also designed to be immune to short negative transients on the SENSE pin.


### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 SENSE Monitoring

The SENSE input is where a system voltage can be monitored. If the voltage on this pin drops below  $V_{IT}$ ,  $\overline{\text{RESET}}$  is asserted low. The comparator has a built-in hysteresis to ensure smooth  $\overline{\text{RESET}}$  assertions and de-assertions. By connecting a resistor divider network to the SENSE input as shown in the circuit below,  $V_{IN}$  is divided down so  $\overline{\text{RESET}}$  will assert when the divided down value of  $V_{IN}$  reaches  $V_{IT}$  (1.226 V). The TLV4011-Q1 is capable of monitoring any input voltage down to 1.226 V.




**7-1. Voltage Monitor**

#### 7.3.2 Transient Immunity


The TLV4011-Q1 is immune to short negative transients on the SENSE pin. Sensitivity to transients is dependent on threshold overdrive as shown in [7-2](#) and [7-3](#). These graphs show the duration that the transient is below



$V_{IT}$  compared to the magnitude of the voltage drop below  $V_{IT}$ , called the threshold overdrive voltage. Any combination of transient duration and overdrive voltage which lies above the curves will result in  $\overline{\text{RESET}}$  being asserted low. Any transient which lies below the curves will be ignored by the device.



 **7-2. SENSE Overdrive Voltage**



 **7-3. Minimum Pulse Duration at Sense vs Sense Threshold Overdrive Voltage**

### 7.4 Device Functional Modes

The SENSE input is used to monitor one supply. When that supply is above the  $V_{IT}$  threshold,  $\overline{\text{RESET}}$  will be high. Otherwise,  $\overline{\text{RESET}}$  will be low.

**表 7-1. Function and Truth Table**

TLV4011-Q1	
SENSE > $V_{IT}$	RESET
0 (False)	L
1 (True)	H

## 8 Application and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。


### 8.1 Application Information

The TLV4011-Q1 comparator is designed to assert an active-low  $\overline{\text{RESET}}$  signal when the SENSE input drops below the voltage threshold  $V_{IT}$ . The  $\overline{\text{RESET}}$  signal remains low until the voltages return above their respective threshold plus the hysteresis. If additional hysteresis is required, positive feedback can be implemented similar to how it is done on a discrete comparator. See [Application Note](#) for details on how to implement external hysteresis in a non-inverting configuration.

### 8.2 Typical Application

#### 8.2.1 Undervoltage Detection

Undervoltage detection is frequently required in battery-powered, portable electronics to alert the system that a battery voltage has dropped below the usable voltage level. [Figure 8-1](#) shows a simple undervoltage detection circuit using the TLV4011-Q1 which is a non-inverting comparator with an integrated 1.226 V reference and an open-drain output stage. A non-inverting is well suited for this application since the micro-controller requires an active low signal when an undervoltage level occurs.



**Figure 8-1. Undervoltage Detection**

##### 8.2.1.1 Design Requirements

For this design, follow these design requirements:

- TLV4011-Q1 operates from the  $V_{\text{BAT}}$  directly
- Output is level-shifted to the 3.3 V power supply that powers the microcontroller.
- Undervoltage alert is active low.
- Logic low output when  $V_{\text{BAT}}$  decreases below 2.0V.

##### 8.2.1.2 Detailed Design Procedure

Configure the circuit as shown in [Figure 8-1](#). Note that VDD of the comparator is connected directly to  $V_{\text{BAT}}$  (the battery being monitored) and the output of the comparator is level shifted with its open-drain output to 3.3 V which powers the micro-controller. Resistors  $R_1$  and  $R_2$  divide down  $V_{\text{BAT}}$  so that the resistor divided output equals 1.226 V when  $V_{\text{BAT}}$  reaches an undervoltage alert level of 2.0 V.

When the battery voltage sags down to 2.0 V, the resistor divider voltage crosses the ( $V_{IT} = 1.226$  V) threshold of the TLV4011-Q1. This causes the comparator output to transition from a logic high to a logic low. An open-drainj comparator is selected so the comparator output is compatible with the input logic level of the microcontroller. In

addition, selecting a comparator with an integrated reference value of 1.226 V is favorable because it is the closest internal reference option that is less than the critical undervoltage level of 2.0 V. Choosing the internal reference option that is closest to the critical undervoltage level minimizes the resistor divider ratio which optimizes the accuracy of the circuit. Error at the falling edge threshold of ( $V_{IT}$ ) is amplified by the inverse of the resistor divider ratio. So minimizing the resistor divider ratio is a way of optimizing voltage monitoring accuracy.

式 1 is derived from the analysis of 図 8-1.

$$V_{IT} = \frac{R_2}{R_1 + R_2} \times V_{BAT} \quad (1)$$

where

- $R_1$  and  $R_2$  are the resistor values for the resistor divider connected to SENSE
- $V_{BAT}$  is the voltage source that is being monitored for an undervoltage condition.
- $V_{IT}$  is the falling edge threshold where the comparator output changes state from high to low

Rearranging 式 1 and solving for  $R_1$  yields 式 2.

$$R_1 = \frac{(V_{BAT} - V_{IT})}{V_{IT}} \times R_2 \quad (2)$$

For the specific undervoltage detection of 2.0 V using the TLV4011-Q1, the following results are calculated.

$$R_1 = \frac{(2.0 - 1.226)}{1.226} \times 1M = 631 \text{ k}\Omega \quad (3)$$

where

- $R_2$  is set to 1 M $\Omega$
- $V_{BAT}$  is set to 2.0 V
- $V_{IT}$  is set to 1.226 V

Choose  $R_{TOTAL}$  ( $R_1 + R_2$ ) such that the current through the divider is at approximately 100 times higher than the input bias current ( $I_{BIAS}$ ). The resistors can have high values to minimize current consumption in the circuit without adding significant error to the resistive divider.

### 8.2.1.3 Application Curve




图 8-2. Undervoltage Detection

## 8.2.2 Additional Application Information

### 8.2.2.1 Pull-up Resistor Selection

Since the TLV4011-Q1 has an open drain output, care should be taken in selecting the pull-up resistor ( $R_{PU}$ ) value to ensure proper output voltage levels. First, consider the required output high logic level requirement of the logic device that is being driven by the comparator when calculating the maximum  $R_{PU}$  value. When in a logic high output state, the output impedance of the comparator is very high but there is a finite amount of leakage current that needs to be accounted for. Use  $I_{OH}$  from the EC Table and the  $V_{IH}$  minimum from the logic device being driven to determine  $R_{PU}$  maximum using 式 4.

$$R_{PU(max)} = \frac{(V_{PU} - V_{IH(min)})}{I_{OH}} \quad (4)$$

Next, determine the minimum value for  $R_{PU}$  by using the  $V_{IL}$  maximum from the logic device being driven. In order for the comparator output to be recognized as a logic low,  $V_{IL}$  maximum is used to determine the upper boundary of the comparator's  $V_{OL}$ .  $V_{OL}$  maximum for the comparator is available in the EC Table for specific sink current levels and can also be found from the  $V_{OUT}$  versus  $I_{SINK}$  curve in the Typical Application curves. A good design practice is to choose a value for  $V_{OL}$  maximum that is 1/2 the value of  $V_{IL}$  maximum for the input logic device. The corresponding sink current and  $V_{OL}$  maximum value will be needed to calculate the minimum  $R_{PU}$ . This method will ensure enough noise margin for the logic low level. With  $V_{OL}$  maximum determined and the corresponding  $I_{SINK}$  obtained, the minimum  $R_{PU}$  value is calculated with 式 5.

$$R_{PU(min)} = \frac{(V_{PU} - V_{OL(max)})}{I_{SINK}} \quad (5)$$

Since the range of possible  $R_{PU}$  values is large, a value between 5 k $\Omega$  and 100 k $\Omega$  is generally recommended. A smaller  $R_{PU}$  value provides faster output transition time and better noise immunity, while a larger  $R_{PU}$  value consumes less power when in a logic low output state.

### 8.2.2.2 Input Supply Capacitor

Although an input capacitor is not required for stability, for good analog design practice, connect a 100 nF low equivalent series resistance (ESR) capacitor from (VDD) to (GND).

### 8.2.2.3 Sense Capacitor

Although not required in most cases, for extremely noisy applications, place a 1 nF to 100 nF bypass capacitor from the comparator input (SENSE) to the (GND) for good analog design practice. This capacitor placement reduces device sensitivity to transients.

## 9 Power Supply Recommendations


The TLV4011-Q1 comparator is designed to operate from an input supply from 1.3 V to 6 V. It is recommended to place a 0.1- $\mu$ F capacitor from the VDD pin to GND.

## 10 Layout

### 10.1 Layout Guidelines

TI recommends to place the 0.1- $\mu\text{F}$  decoupling capacitor close to the VDD pin. The VDD trace should be able to carry 6  $\mu\text{A}$  without a significant drop in voltage. Avoid a long trace from the SENSE pin to the resistor divider.

### 10.2 Layout Examples



**10-1. Layout Example**

## 11 Device and Documentation Support

### 11.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](https://www.ti.com) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 11.2 サポート・リソース

**TI E2E™ サポート・フォーラム**は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

### 11.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 11.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 11.5 用語集

**TI 用語集** この用語集には、用語や略語の一覧および定義が記載されています。

## **12 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV4011QDCKRQ1	ACTIVE	SC70	DKK	5	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	119	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TLV4011-Q1 :**



- Catalog : [TLV4011](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV4011QDCKRQ1	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV4011QDCKRQ1	SC70	DCK	5	3000	183.0	183.0	20.0



4214834/F 08/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

# EXAMPLE BOARD LAYOUT


DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:18X



SOLDER MASK DETAILS

4214834/F 08/2024

NOTES: (continued)


- 7. Publication IPC-7351 may have alternate designs.
- 8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:18X

4214834/F 08/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated