TLV700xx-Q1
200mA、低I_Q、低ドロップアウトの携帯機器向けレギュレータ(LDO)

1 特長

- 車載用途に認定済み
- 次の結果でAEC-Q100認定済み
  - デバイス温度グレード1: 動作時周囲温度範囲 –40°C～125°C
  - デバイスHBM ESD分類レベルH2
  - デバイスCDM ESD分類レベルC4B
- 2%の精度
- 低いI_Q: 31µA
- 1.9V～4.8Vの固定出力電圧の組み合わせが可能
- 高いPSRR: 1kHzにおいて68dB
- 実効容量0.1µFで安定
- サーマル・シャットダウンおよび過電流保護機能
- AEC-Q100、Level I準拠で 100mAを満たすラッチアップ性能
- SOT-23-5およびSC70パッケージで供給

2 アプリケーション

- 車載用カメラ・モジュール
- 画像センサ用電源
- マイクロプロセッサ用レール
- 車載用インフォテインメントのヘッド・ユニット
- 車体用電子機器

3 概要

TLV700xx-Q1ファミリの低ドロップアウト(LDO)リニア・レギュレータは、低静止電流のデバイスで、ラインおよび負荷の過渡性能が非常に優れています。これらのLDOは、電力の制約が厳しいアプリケーション用に設計されています。高精度のバンドギャップおよびエラー・アンプにより、全体で2%の精度を実現しています。低い出力ノイズ、非常に高い電源除去率(PSRR)、低いドロップアウト電圧から、このシリーズのデバイスはほとんどのバッテリ駆動の携帯機器に理想的です。デバイスのすべてのバージョンに、安全のためサーマル・シャットダウンと電流制限が組み込まれています。

さらに、これらのデバイスはわずか0.1µFの実効出力容量で安定します。この特長により、バイアス電圧が高く温度ディレーティングが大きい、コスト効率の高いコンデンサを使用できます。これらのデバイスは、出力負荷なしでも指定の精度へのレギュレーションを行います。

TLV700xx-Q1 LDOは、SOT-23-5およびSC70パッケージで供給されます。

製品情報(1)

型番	パッケージ	本体サイズ(公称)
TLV700xx-Q1	SC70 (5)	2.00mm×1.25mm
	SOT (5)	2.90mm×1.60mm

(1) 提供されているすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。

代表的なアプリケーション回路 (固定電圧バージョン)



目次

1 特長 ... 1
2 アプリケーション ... 1
3 概要 ... 1
4 改訂履歴 ... 2
5 **Pin Configuration and Functions** ... 3
6 **Specifications** ... 3
6.1 Absolute Maximum Ratings ... 3
6.2 ESD Ratings ... 3
6.3 Recommended Operating Conditions ... 4
6.4 Thermal Information ... 4
6.5 Electrical Characteristics ... 5
6.6 Typical Characteristics ... 6
7 **Detailed Description** ... 10
7.1 Overview ... 10
7.2 Functional Block Diagram ... 10
7.3 Feature Description ... 10
7.4 Device Functional Modes ... 11
8 **Application and Implementation** ... 12
8.1 Application Information ... 12
8.2 Typical Application ... 13
9 **Power Supply Recommendations** ... 14
10 **Layout** ... 15
10.1 Layout Guidelines ... 15
10.2 Board Layout Recommendations to Improve PSRR and Noise Performance ... 15
10.3 Layout Example ... 15
11 デバイスおよびドキュメントのサポート ... 16
11.1 ドキュメントのサポート ... 16
11.2 ドキュメントの更新通知を受け取る方法 ... 16
11.3 コミュニティ・リソース ... 16
11.4 商標 ... 16
11.5 静電気放電に関する注意事項 ... 16
11.6 Glossary ... 16
12 メカニカル、パッケージ、および注文情報 ... 16

4 改訂履歴

Revision B (October 2016) から **Revision C** に変更 **Page**

- (TLV70025-Q1およびTLV70033-Q1は従来はSLVSA61に記載されていたことに注意) DCK (SC70)パッケージをドキュメントに 追加 ... 1
- 「*特長*」セクションで、「*固定出力電圧*」の箇条書き項目を「*固定出力電圧の組み合わせ*」に 変更 ... 1
- 「概要」セクションの最後の段落にSC70パッケージを含めるよう 変更 ... 1
- 「*製品情報*」表にSC70の行を 追加 ... 1
- Added DCK package to *Pin Configuration and Functions* section ... 3
- Added T_J parameter to *Absolute Maximum Ratings* table ... 3
- Changed T_J parameter to T_A in *Recommended Operating Conditions* table and changed *junction* to *ambient* in parameter name ... 4
- Added *TLV70033-Q1 PSRR Ratio* figure ... 8

Revision A (September 2016) から **Revision B** に変更 **Page**

- Changed maximum specification of V_{EN} parameter in *Absolute Maximum Ratings* table ... 3
- Changed I_{OUT} parameter name in *Recommended Operating Conditions* table ... 4

2016年7月発行のものから更新 **Page**

- 量産にリリース、TLV70028QDDCRQ1およびTLV70032QDDCRQ1は従来はSLVSA61に記載されていたことに注意 ... 1

5 Pin Configuration and Functions

DDC and DCK Packages
5-Pin SOT
Top View



Not to scale

Pin Functions

PIN			I/O	DESCRIPTION
NAME	SC70	SOT		
EN	3	3	I	Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode and reduces operating current to 1 µA, nominal.
GND	2	2	—	Ground pin
IN	1	1	I	Input pin. A small 1-µF ceramic capacitor is recommended from this pin to ground to assure stability and good transient performance. See *Input and Output Capacitor Requirements* in the *Application and Implementation* section for more details.
NC	4	4	—	No connection. This pin can be tied to ground to improve thermal dissipation.
OUT	5	5	O	Regulated output voltage pin. A small 1-µF ceramic capacitor is needed from this pin to ground to assure stability. See *Input and Output Capacitor Requirements* in the *Application and Implementation* section for more details.

6 Specifications

6.1 Absolute Maximum Ratings

at T_A = –40°C to +125°C (unless otherwise noted); all voltages are with respect to GND(1)

		MIN	MAX	UNIT
V_{IN}	Input voltage	–0.3	6	V
V_{EN}	Enable voltage	–0.3	V_{IN} + 0.3	V
V_{OUT}	Output voltage	–0.3	6	V
I_{OUT}	Maximum output current	Internally limited		
	Output short-circuit duration	Indefinite		
T_A	Operating ambient temperature	–40	150	°C
T_J	Operating junction temperature	–40	150	°C
T_{stg}	Storage temperature	–55	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002(1)	±2000	V
		Charged-device model (CDM), per AEC Q100-011	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{IN}	Input voltage	2		5.5	V
V_{EN}	Enable voltage	0		5.5	V
I_{OUT}	Output current		200		mA
C_{IN}	Input capacitor	0	1		µF
C_{OUT}	Output capacitor	0.22	1		µF
T_A	Operating ambient temperature	–40		125	°C

6.4 Thermal Information

THERMAL METRIC(1)		TLV700xx-Q1 DDC (SOT) 5 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	262.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	68.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	81.6	°C/W
ψ_{JT}	Junction-to-top characterization parameter	1.1	°C/W
ψ_{JB}	Junction-to-board characterization parameter	80.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

6.5 Electrical Characteristics

at T_A = –40°C to +125°C, V_{IN} = $V_{OUT(TYP)}$ + 0.3 V or 2 V (whichever is greater), I_{OUT} = 10 mA, V_{EN} = V_{IN}, and C_{OUT} = 1 µF (unless otherwise noted); typical values are at T_A = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IN}	Input voltage range		2		5.5	V
V_{OUT}	DC output accuracy	–40°C ≤ T_A ≤ +125°C, V_{OUT} ≥ 1 V	–2%		2%	
$\Delta V_O/\Delta V_{IN}$	Line regulation	$V_{OUT(NOM)}$ + 0.5 V ≤ V_{IN} ≤ 5.5 V, I_{OUT} = 10 mA		1	5	mV
$\Delta V_O/\Delta I_{OUT}$	Load regulation	0 mA ≤ I_{OUT} ≤ 200 mA			15	mV
V_{DO}	Dropout voltage(1)	V_{IN} = 0.98 × $V_{OUT(NOM)}$, I_{OUT} = 200 mA		175	250	mV
I_{CL}	Output current limit	V_{OUT} = 0.9 × $V_{OUT(NOM)}$	220	350	860	mA
I_{GND}	Ground pin current	I_{OUT} = 0 mA		31	55	µA
		I_{OUT} = 200 mA, V_{IN} = V_{OUT} + 0.5 V		270		
I_{SHDN}	Ground pin current (shutdown)	V_{EN} ≤ 0.4 V, 2.0 V ≤ V_{IN} ≤ 4.5 V		1	2.5	µA
PSRR	Power-supply rejection ratio	V_{IN} = 2.3 V, V_{OUT} = 1.8 V, I_{OUT} = 10 mA, f = 1 kHz		68		dB
V_N	Output noise voltage	BW = 100 Hz to 100 kHz, V_{IN} = 2.3 V, V_{OUT} = 1.8 V, I_{OUT} = 10 mA		48		μV_{RMS}
t_{STR}	Startup time(2)	C_{OUT} = 1 µF, I_{OUT} = 200 mA		100		µs
$V_{EN(HI)}$	Enable pin high (enabled)		0.9		V_{IN}	V
$V_{EN(LO)}$	Enable pin low (disabled)		0		0.4	V
I_{EN}	Enable pin current	V_{EN} = 5.5 V , I_{OUT} = 10 µA		0.04	0.5	µA
UVLO	Undervoltage lockout	V_{IN} rising		1.9		V
T_{SD}	Thermal shutdown temperature	Shutdown, temperature increasing		160		°C
		Reset, temperature decreasing		140		
T_A	Operating ambient temperature		–40		125	°C

(1) V_{DO} is measured for devices with $V_{OUT(NOM)}$ ≥ 2.35 V.
(2) Startup time = time from EN assertion to 0.98 × $V_{OUT(NOM)}$.

6.6 Typical Characteristics

at T_J = –40°C to +125°C, V_{IN} = $V_{OUT(TYP)}$ + 0.5 V or 2 V (whichever is greater), I_{OUT} = 10 mA, V_{EN} = V_{IN}, C_{IN} = 1 µF, and C_{OUT} = 1 µF (unless otherwise noted); typical values are at T_J = 25°C



Figure 1. TLV70028-Q1 Line Regulation



Figure 2. TLV70028-Q1 Line Regulation



Figure 3. TLV70028-Q1 Load Regulation



Figure 4. TLV70028-Q1 Accuracy vs Temperature



Figure 5. TLV70028-Q1 Current Limit vs Input Voltage



Figure 6. TLV70028-Q1 Shutdown Current vs Input Voltage

Typical Characteristics (continued)

at T_J = –40°C to +125°C, V_{IN} = $V_{OUT(TYP)}$ + 0.5 V or 2 V (whichever is greater), I_{OUT} = 10 mA, V_{EN} = V_{IN}, C_{IN} = 1 µF, and C_{OUT} = 1 µF (unless otherwise noted); typical values are at T_J = 25°C



Figure 7. TLV70028-Q1 Ground Pin Current vs Output Current



Figure 8. TLV70028-Q1 Ground Pin Current vs Temperature



Figure 9. TLV70048-Q1 Ground Pin Current vs Input Voltage



Figure 10. TLV70048-Q1 Dropout Voltage vs Input Voltage



Figure 11. TLV70028-Q1 Dropout Voltage vs Output Current



Figure 12. TLV70028-Q1 Power-Supply Rejection Ratio vs Frequency

Typical Characteristics (continued)

at T_J = –40°C to +125°C, V_{IN} = $V_{OUT(TYP)}$ + 0.5 V or 2 V (whichever is greater), I_{OUT} = 10 mA, V_{EN} = V_{IN}, C_{IN} = 1 µF, and C_{OUT} = 1 µF (unless otherwise noted); typical values are at T_J = 25°C



Figure 13. TLV70028-Q1 Power-Supply Rejection Ratio vs Output Voltage



Figure 14. TLV70033-Q1 PSRR Ratio



Figure 15. TLV70028-Q1 Output Spectral Noise Density vs Frequency



t_R = t_F = 1 µs, V_{IN} = 2.1 V

Figure 16. Load Transient Response



t_R = t_F = 1 µs, V_{IN} = 2.3 V

Figure 17. Load Transient Response



t_R = t_F = 1 µs, V_{IN} = 2.3 V

Figure 18. Load Transient Response

Typical Characteristics (continued)

at T_J = –40°C to +125°C, V_{IN} = $V_{OUT(TYP)}$ + 0.5 V or 2 V (whichever is greater), I_{OUT} = 10 mA, V_{EN} = V_{IN}, C_{IN} = 1 µF, and C_{OUT} = 1 µF (unless otherwise noted); typical values are at T_J = 25°C



Slew rate = 1 V/µs, I_{OUT} = 200 mA

Figure 19. Line Transient Response



Slew rate = 1 V/µs, I_{OUT} = 200 mA

Figure 20. Line Transient Response



Slew rate = 1 V/µs, I_{OUT} = 200 mA

Figure 21. Line Transient Response

7 Detailed Description

7.1 Overview

The TLV700xx-Q1 low-dropout (LDO) linear regulators are low-quiescent-current devices with excellent line and load transient performance. These LDOs are designed for power-sensitive applications. A precision band-gap and error amplifier provides overall 2% accuracy together with low output noise, very high power-supply rejection ratio (PSRR), and low dropout voltage.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Internal Current Limit

The TLV700xx-Q1 internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of the output voltage. In such a case, the output voltage is not regulated, and is $V_{OUT} = I_{LIMIT} \times R_{LOAD}$. The PMOS pass transistor dissipates $(V_{IN} – V_{OUT}) \times I_{LIMIT}$ until thermal shutdown is triggered and the device turns off. When the TLV700xx-Q1 cools down, the device is turned on by the internal thermal-shutdown circuit. If the fault condition continues, the device cycles between current limit and thermal shutdown; see the *Thermal Protection* section for more details.

The PMOS pass element in the TLV700xx-Q1 has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of the rated output current is recommended.

7.3.2 Shutdown

The enable pin (EN) is active high and is compatible with standard and low-voltage transistor-transistor logic, complementary metal oxide semiconductor (TTL-CMOS) levels. When shutdown capability is not required, EN can be connected to the IN pin.

Feature Description (continued)

7.3.3 Dropout Voltage

The TLV700xx-Q1 uses a PMOS pass transistor to achieve low dropout. When (V_{IN} – V_{OUT}) is less than the dropout voltage (V_{DO}), the PMOS pass device is in the linear region of operation and the input-to-output resistance is the $r_{DS(on)}$ of the PMOS pass element. V_{DO} scales approximately with output current because the PMOS device behaves as a resistor in dropout.

As with any linear regulator, PSRR and transient response are degraded when (V_{IN} – V_{OUT}) approaches dropout. This effect is illustrated in Figure 13 in the *Typical Characteristics* section.

7.3.4 Undervoltage Lockout (UVLO)

The TLV700xx-Q1 uses an undervoltage lockout circuit to keep the output shut off until the internal circuitry is operating properly.

7.4 Device Functional Modes

7.4.1 Operation with V_{IN} Less Than 2 V

The TLV700xx-Q1 family of devices operates with input voltages above 2 V. The typical UVLO voltage is 1.9 V and the device operates at an input voltage above 2 V. When the input voltage falls below the UVLO voltage, the device is shutdown.

7.4.2 Operation with V_{IN} Greater Than 2 V

When V_{IN} is greater than 2 V, if the input voltage is higher than the desired output voltage plus dropout voltage, the output voltage is equal to the desired value. Otherwise, the output voltage is V_{IN} minus the dropout voltage.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV700xx-Q1 devices belong to a family of next-generation-value LDO regulators. The devices consume low quiescent current and deliver excellent line and load transient performance. These characteristics, combined with low noise snd very good PSRR with little (V_{IN} – V_{OUT}) headroom, make this device family ideal for RF portable applications. This family of regulators offers sub-band-gap output voltages down to 0.7 V, current limit, and thermal protection, and is specified from –40°C to +125°C.

8.1.1 Input and Output Capacitor Requirements

Ceramic, 1.0-µF, X5R- and X7R-type capacitors are recommended because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature.

However, the TLV700xx-Q1 devices are designed to be stable with an effective capacitance of 0.1 µF or larger at the output. Thus, these devices are stable with capacitors of other dielectric types as well, as long as the effective capacitance under operating bias voltage and temperature is greater than 0.1 µF. This effective capacitance refers to the capacitance under the operating bias voltage and temperature conditions; that is, the capacitance after taking both bias voltage and temperature derating into consideration. In addition to allowing the use of cheaper dielectrics, this capability of being stable with 0.1-µF effective capacitances also enables the use of smaller-footprint capacitors that have higher derating in size- and space-constrained applications.

Note that using a 0.1-µF rated capacitor at the output of the LDO does not ensure stability because the effective capacitance under the specified operating conditions is less than 0.1 µF. Maximum ESR must be less than 200 mΩ.

Although an input capacitor is not required for stability, good analog design practice is to connect a 0.1-µF to 1-µF, low-ESR capacitor across the IN pin and the GND pin of the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast, rise-time load transients are anticipated, or if the device is not located close to the power source. If source impedance is more than 2 Ω, a 0.1-µF input capacitor may be necessary to ensure stability.

8.1.2 Transient Response

As with any regulator, increasing the size of the output capacitor reduces over- and undershoot magnitude but increases the duration of the transient response.

8.1.3 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting the regulator from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, limit junction temperature to 125°C (maximum). To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection must trigger at least 35°C above the maximum expected ambient condition of the particular application. This configuration produces a worst-case junction temperature of 125°C at the highest-expected ambient temperature and worst-case load.

Application Information (continued)

The internal protection circuitry of the TLV700xx-Q1 is designed to protect against overload conditions. This circuitry is not intended to replace proper heatsinking. Continuously running the TLV700xx-Q1 into thermal shutdown degrades device reliability.

8.2 Typical Application

The TLV700xx-Q1 devices are 200-mA, low quiescent current, low-noise, high-PSRR, fast start-up LDO linear regulators with excellent line and load transient response. The *TLV700xxEVM-503* user's guide (SLUU391) evaluation module (EVM) helps designers evaluate the operation and performance of the TLV700xx-Q1 family.

Figure 22 shows a typical application for the TLV700xx-Q1 device.



Figure 22. TLV700xx-Q1 Typical Application

8.2.1 Design Requirements

Table 1 shows example design parameters and values for this typical application.

Table 1. Design Parameters

PARAMETER	VALUE
Input voltage range	2 V to 5.5 V
Output voltage	2.2 V, 2.8 V, 3.2 V
Output current rating	200 mA
Effective output capacitor range	> 0.1 µF
Maximum output capacitor ESR range	< 200 mΩ

8.2.2 Detailed Design Procedure

8.2.2.1 Input Capacitance

Although not required for stability, connecting a 0.1-µF to 1-µF low-ESR capacitor across the IN pin and GND pin the regulator is good analog design practice.

8.2.2.2 Output Capacitance

Effect capacitance of 0.1 µF or larger is required to ensure stable operation. The maximum ESR must be less than 200 mΩ.

8.2.2.3 Thermal Calculation

Equation 1 shows the thermal calculation.

$$P_D = I_{OUT} \times (V_{IN} - V_{OUT}) + I_Q \times V_{IN}$$

where

- P_D = continuous power dissipation
- I_{OUT} = output current
- V_{IN} = input voltage
- V_{OUT} = output voltage
- Because I_Q << I_{OUT}, the term $I_Q \times V_{IN}$ is always ignored (1)

For a device under operation at a given ambient air temperature (T_A), use Equation 2 to calculate the junction temperature (T_J).

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where

- $Z_{\theta JA}$ = junction-to-ambient air thermal impedance (2)

Use Equation 3 to calculate the rise in junction temperature because of power dissipation.

$$\Delta T = T_J - T_A = (R_{\theta JA} \times P_D) \quad (3)$$

For a given maximum junction temperature (T_{Jmax}), use Equation 4 to calculate the maximum ambient air temperature (T_{Amax}) at which the device can operate.

$$T_{A\,max} = T_{Jmax} - (R_{\theta JA} \times P_D) \quad (4)$$

8.2.3 Application Curve



Figure 23. Power-Up

9 Power Supply Recommendations

The device is designed to operate from an input-voltage supply range between 2 V and 5.5 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7B69xx-Q1 device, a capacitor with a value of 0.1 µF and a ceramic bypass capacitor are recommended to be added at the input.

10 Layout

10.1 Layout Guidelines

When laying out the board for the TLV700xx-Q1, the board is recommended to be designed with separate ground planes for V_{IN} and V_{OUT} that are only connected at the GND pin of the device, as shown in Figure 24. Also, the ground connection for the bypass capacitor must be connected directly to the GND pin of the device. Improve the PSRR performance of the TLV700xx-Q1 by following these layout guidelines.

10.2 Board Layout Recommendations to Improve PSRR and Noise Performance

Place input and output capacitors as close to the device pins as possible. To improve ac performance (such as PSRR, output noise, and transient response), the board is recommended to be designed with separate ground planes for V_{IN} and V_{OUT}, with the ground plane connected only at the GND pin of the device. In addition, connect the ground connection for the output capacitor directly to the GND pin of the device. High-ESR capacitors can degrade PSRR performance.

10.3 Layout Example



Figure 24. TLV700xx-Q1 Layout Example

11 デバイスおよびドキュメントのサポート

11.1 ドキュメントのサポート

11.1.1 関連資料

関連資料については、以下を参照してください。

『TLV700xxEVM-503の使用法』

11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comで、お使いのデバイスの製品フォルダを開いてください。右上の隅にある「*通知を受け取る*」ボタンをクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ ***TIのE2E（Engineer-to-Engineer）コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。***e2e.ti.com**では、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。**

設計サポート ***TIの設計サポート*** **役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。**

11.4 商標

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.5 静電気放電に関する注意事項

すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

11.6 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV70025QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QVC	Samples
TLV70028QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SJU	Samples
TLV70032QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SKA	Samples
TLV70033QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OFL	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV70025QDDCRQ1	SOT-23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70028QDDCRQ1	SOT-23-THIN	DDC	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70032QDDCRQ1	SOT-23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70033QDDCRQ1	SOT-23-THIN	DDC	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV70025QDDCRQ1	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0
TLV70028QDDCRQ1	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0
TLV70032QDDCRQ1	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0
TLV70033QDDCRQ1	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0

PACKAGE OUTLINE

DDC0005A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



4220752/B 06/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-193.
4. Support pin may differ or may not be present.



LAND PATTERN EXAMPLE
EXPLOSED METAL SHOWN
SCALE:15X



SOLDERMASK DETAILS

4220752/B 06/2024

NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:15X

4220752/B 06/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス· デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265