







TLV771

JAJSSP2 - MAY 2024

TLV771 150mA、小型、高 PSRR、低ドロップアウト レギュレータ

1 特長

高 PSRR:55dB (1MHz)

V_{IN} 範囲:1.4V~5.5V

固定出力電圧範囲:0.6V~3.3V

出力電圧精度:2%

• Low ドロップアウト電圧:

- 3.3V_{OUT}、150mA 時に 113mV

フォールドバック電流制限

アクティブな出力プルダウン抵抗

パッケージ:

- 1mm × 1mm の 4 ピン X2SON (DQN)

- 5ピン SOT-23 (DBV)

2 アプリケーション

- スマートフォン
- タブレット
- ゲーム機
- ノート PC
- ストリーミング メディア プレーヤ
- セットトップ ボックス
- カメラ モジュール

3 概要


TLV771 は、150mA の出力電流を供給できる小型の低ド ロップアウト (LDO) リニア電圧レギュレータです。この LDO は、高 PSRR の電圧源を提供すると同時に、さまざ まな回路の要件に適合する負荷およびライン過渡性能を 実現するように設計されています。TLV771 の入力電圧範 囲は 1.4V~5.5V で、出力電圧範囲は 0.6V~3.3V で す。この柔軟性により、このデバイスはさまざまなアプリケ ーションで有用です。

TLV771 は、過度な突入電流を回避するための内部ソフト スタートを備えているため、スタートアップ時の入力電圧降 下を最小限に抑えることができます。LDO がディセーブル されると、アクティブ プルダウン回路により出力が迅速に 放電され、既知のスタートアップ状態が得られます。 EN 入 力により、外部の論理信号を使用してレギュレーション出 力をイネーブルまたはディセーブルできます。LDO は小さ なセラミックコンデンサで安定して動作するため、パッケー ジサイズ全体を小型化できます。動作時の接合部温度範 囲は、-40℃~+125℃です。この LDO は、標準の SOT-23 (DBV) および 1mm × 1mm X2SON (DQN) パ ッケージで供給されます。

パッケージ情報

部品番号	パッケージ ⁽¹⁾ パッケージ サイズ		
TI V771	DQN (X2SON, 4)	1mm × 1mm	
	DBV (SOT-23, 5)	2.9mm × 2.8mm	

- 詳細については、「メカニカル、パッケージ、および注文情報」を参 照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



代表的なアプリケーション回路



Table of Contents

1 特長	1	6.4 Device Functional Modes	13
2 アプリケーション	1	7 Application and Implementation	14
3 概要	1	7.1 Application Information	14
4 Pin Configuration and Functions		7.2 Typical Application	15
5 Specifications		7.3 Power Supply Recommendations	16
5.1 Absolute Maximum Ratings		7.4 Layout	17
5.2 ESD Ratings		8 Device and Documentation Support	18
5.3 Recommended Operating Conditions		8.1 Documentation Support	18
5.4 Thermal Information		8.2ドキュメントの更新通知を受け取る方法	18
5.5 Electrical Characteristics		8.3 サポート・リソース	18
5.6 Switching Characteristics		8.4 Trademarks	18
5.7 Typical Characteristics		8.5 静電気放電に関する注意事項	18
6 Detailed Description		8.6 用語集	18
6.1 Overview		9 Revision History	
6.2 Functional Block Diagram		10 Mechanical, Packaging, and Orderable	
6.3 Feature Description		Information	19

English Data Sheet: SBVS454



4 Pin Configuration and Functions




図 4-1. DQN Package, 1mm × 1mm, 4-Pin X2SON (Top View)




図 4-2. DBV Package, 5-Pin SOT-23 (Top View)

表 4-1. Pin Functions

	PIN		TYPE(1)	DESCRIPTION
NAME	X2SON	SOT-23	ITPE	DESCRIPTION
EN	3	3	1	Enable input. A low voltage ($< V_{EN(LOW)}$) on this pin turns the regulator off and discharges the output pin to GND. A high voltage ($> V_{EN(HI)}$) on this pin enables the regulator output.
GND	2	2	G	Common ground.
IN	4	1	ı	Input voltage supply. For best transient response and to minimize input impedance, use the nominal value or larger capacitor from IN to ground; see the <i>Recommended Operating Conditions</i> . Place the input capacitor as close to the IN and GND pins of the device as possible.
N/C	_	4	_	No internal electrical connection. Connect to GND for improved thermal performance.
OUT	1	5	0	Regulated output voltage. A low equivalent series resistance (ESR) capacitor is required from OUT to ground for stability. For best transient response, use the nominal recommended value or larger capacitor listed in the <i>Recommended Operating Conditions</i> . Place the output capacitor as close to the OUT and GND pins of the device as possible. An internal pulldown resistor prevents a charge from remaining on V_{OUT} when the regulator is in shutdown mode ($V_{EN} < V_{EN(LOW)}$).
Thermal Pad	5	_	_	Thermal pad for the X2SON package. Connect this pad to GND or leave floating. Do not connect to any potential other than GND. Connect the thermal pad to a large-area ground plane for best thermal performance.

Product Folder Links: TLV771

資料に関するフィードバック(ご意見やお問い合わせ) を送信

3

⁽¹⁾ I = input, O = output, I/O = input or output, and G = ground.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (3)

		MIN	MAX	UNIT	
	Input, V _{IN}	-0.3	6.5		
Voltage	Output, V _{OUT}	-0.3	6.0 or V _{IN} + 0.3 ⁽²⁾	V	
	Enable, V _{EN}	-0.3	6.5		
Current	Maximum output, I _{OUT} (4)	Internally	y limited	Α	
Temperature	Operating junction, T _J	-55	150	°C	
Temperature	Storage, T _{stg}	-65	150	C	

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) The maximum value of V_{OUT} is the lesser of 6.0V or $(V_{IN} + 0.3V)$.
- 3) All voltages are with respect to the GND pin.
- (4) Internal thermal shutdown circuitry protects the device from permanent damage.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
V _(ESD)	Liectrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	NOM MAX	UNIT
V _{IN}	Input supply voltage	1.4	5.5	V
V _{EN}	Enable input voltage	0	5.5	V
V _{OUT}	Nominal output voltage range	0.6	3.3	V
I _{OUT}	Output current	0	150	mA
C _{IN}	Input capacitor ⁽²⁾		1	μF
C _{OUT}	Output capacitance ⁽³⁾	0.47	40	μF
ESR	Output capacitor effective series resistance		100	mΩ
T_{J}	Operating junction temperature	-40	125	°C

- (1) All voltages are with respect to GND.
- (2) An input capacitor is not required for LDO stability. However, an input capacitor with an effective value of 0.47μF minimum is recommended to counteract the effect of source resistance and inductance, which may in some cases cause symptoms of system-level instability such as ringing or oscillation, especially in the presence of load transients. A larger input capacitance may be needed depending on the characteristics of the input voltage source.
- (3) Effective output capacitance of 0.47μF minimum and 40μF maximum is required for stability. The effective output capacitance accounts for tolerance, temperature, voltage, and any other factors that affect the value, and is often 50% smaller than the capacitors specified value.

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated



5.4 Thermal Information

		TLV	/771	
	THERMAL METRIC ⁽¹⁾		DQN (X2SON)	UNIT
		5 PINS	4 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	242.5	236.2	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	140.9	218.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	109.4	180.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	76.1	16.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	108.8	179.6	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	157.2	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

5.5 Electrical Characteristics

specifications apply for T_J = 25°C, V_{IN} = $V_{OUT(NOM)}$ + 0.5 V or 1.4V, whichever is greater, V_{EN} = V_{IN} , I_{OUT} = 1 mA, C_{IN} = 1 μ F, and C_{OUT} = 1 μ F (unless otherwise noted); all typical values are at T_J = 25°C

- 001	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT	
			1.2V ≤ V _{OUT} < 1.8V	-2.5		2.5		
			1.8V ≤ V _{OUT} ≤ 3.3V	-2		2		
ΔV_{OUT}	Output voltage tolerance		1.2V ≤ V _{OUT} < 1.8V	-3		3	%	
		$T_J = -40$ °C to 85°C	1.8V ≤ V _{OUT} < 2.5V	-2.75		2.75		
			2.5V ≤ V _{OUT} ≤ 3.3V	-2.5		2.5		
ΔV _{OUT}	Line regulation	$V_{IN} = (V_{OUT(NOM)} + 0.5V)$ to \$	5.5V		0.01	0.1	%/V	
ΔV _{OUT}	Load regulation	I _{OUT} = 1mA to 150mA			85	110	μV/mA	
I _{GND}	Quiescent ground current	V _{EN} = V _{IN} = 5.5V, I _{OUT} = 0 m	A, T _J = -40°C to 85°C		80	120	μA	
I _{SHDN}	Shutdown ground current	$V_{EN} < V_{EN(LOW)}$, $V_{IN} = 5.5 V$,	T _J = -40°C to 85°C		0.01	2	μA	
			$1.2V \le V_{OUT} < 1.8V^{(1)}$			260		
		IOUT = 150mA, V _{IN} = 95% x V _{OUT(NOM)}	1.8V ≤ V _{OUT} < 2.5V			170		
			2.5V ≤ V _{OUT} < 2.8V			130	-	
V _{DO} Dropout voltage	D		2.8V ≤ V _{OUT} ≤ 3.3V			113		
		$1.2V \le V_{OUT} < 1.8V^{(1)}$			285	mV		
		$I_{OUT} = 150 \text{mA},$ $V_{IN} = 95\% \text{ x } V_{OUT(NOM)}, T_{J} = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	1.8V ≤ V _{OUT} < 2.5V			195		
			2.5V ≤ V _{OUT} < 2.8V			150		
			2.8V ≤ V _{OUT} ≤ 3.3V			140		
I _{CL}	Output current limit	V _{OUT} = 0.9 x V _{OUT(NOM)} , T _J =	=-40°C to 85°C	200		460	mA	
I _{SC}	Short-circuit current limit	V _{OUT} = 0V			42		mA	
PSRR	Dawar aunaly raigation ratio	I _{OUT} = 50mA,	f = 100kHz		56		٩D	
PORK	Power-supply rejection ratio	$V_{IN} = V_{OUT} + 1.0V$	f = 1MHz		55		dB	
V _N	Output noise voltage	BW = 10Hz to 100kHz, V _{OUT}	= 1.2V, I _{OUT} = 50mA		90		μV _{RMS}	
R _{PULLDOWN}	Output automatic discharge pulldown resistance	V _{EN} < V _{EN(LOW)} (output disal	V _{EN} < V _{EN(LOW)} (output disabled), V _{IN} = 3.3V		135		Ω	
_	Th	T _J rising		T _J rising		160		
T _{SD}	Thermal shutdown	T _J falling			140		°C	
V _{EN(LOW)}	Low input threshold	V _{EN} falling until the output is 85°C	V_{EN} falling until the output is disabled, $T_J = -40$ °C to 85 °C			0.3	V	
V _{EN(HI)}	High input threshold	V _{EN} rising until the output is	enabled, T _J = -40°C to 85°C	0.9			V	
I _{EN}	EN input leakage current	V _{EN} = 5.5V and V _{IN} = 5.5V			0.01	1	μA	

⁽¹⁾ For V_{OUT} < 1.5V, dropout is tested with V_{IN} = 1.4V.

Product Folder Links: *TLV771*



5.6 Switching Characteristics

specifications apply for T_J = 25°C, V_{IN} = $V_{OUT(NOM)}$ + 0.5V or 1.4V, whichever is greater, V_{EN} = V_{IN} , I_{OUT} = 1mA, C_{IN} = 1 μ F, and C_{OUT} = 1 μ F (unless otherwise noted); all typical values are at T_J = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{STR}	Start-up time (V _{EN})	From $V_{EN} > V_{EN(HI)}$ to V_{OUT} = 95% of $V_{OUT(NOM)}$, V_{IN} rise time = 1V/ μ s		320		μs

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SBVS454


۵

Product Folder Links: TLV771



5.7 Typical Characteristics

at operating temperature T_J = 25°C, V_{IN} = $V_{OUT(NOM)}$ + 0.5V, I_{OUT} = 1mA, V_{EN} = V_{IN} , and C_{IN} = C_{OUT} = 1 μ F (unless otherwise noted)




資料に関するフィードバック(ご意見やお問い合わせ)を送信

1



5.7 Typical Characteristics (continued)


at operating temperature T_J = 25°C, V_{IN} = $V_{OUT(NOM)}$ + 0.5V, I_{OUT} = 1mA, V_{EN} = V_{IN} , and C_{IN} = C_{OUT} = 1 μ F (unless otherwise noted)





5.7 Typical Characteristics (continued)

at operating temperature T_J = 25°C, V_{IN} = $V_{OUT(NOM)}$ + 0.5V, I_{OUT} = 1mA, V_{EN} = V_{IN} , and C_{IN} = C_{OUT} = 1 μ F (unless otherwise noted)



9

Product Folder Links: TLV771


6 Detailed Description

6.1 Overview

The TLV771 provides high PSRR and good transient response in a small 150mA LDO.

This LDO is designed to operate with a single 1µF input capacitor and a single 1µF ceramic output capacitor.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Dropout Voltage

Dropout voltage (V_{DO}) is defined as $V_{IN} - V_{OUT}$ at the rated output current (I_{RATED}) , where the pass transistor is fully on. V_{IN} is the input voltage, V_{OUT} is the output voltage, and I_{RATED} is the maximum I_{OUT} listed in the *Recommended Operating Conditions* table. At this operating point, the pass transistor is driven fully on. Dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage where the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source, on-state resistance $(R_{DS(ON)})$ of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the $R_{DS(ON)}$ of the device.

$$R_{\rm DS(ON)} = \frac{V_{\rm DO}}{I_{\rm RATED}} \tag{1}$$

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SBVS454



6.3.2 Active Discharge

The regulator has an internal MOSFET that connects a pulldown resistor between the output and ground when the device is disabled. This connection actively discharges the output voltage. The active discharge circuit is activated by the enable pin or by the voltage on IN falling below the undervoltage lockout (UVLO) threshold.

Do not rely on the active discharge circuit for discharging a large amount of output capacitance after the input supply collapses. Reverse current flow from the output to the input potentially causes damage to the device. Limit reverse current to no more than 5% of the device rated current for a short period of time.

6.3.3 Foldback Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a hybrid brick-wall-foldback scheme. The current limit transitions from a brick-wall scheme to a foldback scheme at the foldback voltage ($V_{FOLDBACK}$). In a high-load current fault with the output voltage above $V_{FOLDBACK}$, the brick-wall scheme limits the output current to the current limit (I_{CL}). When the voltage drops below $V_{FOLDBACK}$, a foldback current limit activates that scales back the current when the output voltage approaches GND. When the output is shorted, the device supplies a typical current termed the short-circuit current limit (I_{SC}). I_{CI} and I_{SC} are listed in the *Electrical Characteristics* table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. When the device output is shorted and the output is below $V_{FOLDBACK}$, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{SC}]$. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the *Know Your Limits* application note.

⊠ 6-1 shows a diagram of the foldback current limit.




図 6-1. Foldback Current Limit

Product Folder Links: TLV771

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

11

English Data Sheet: SBVS454



6.3.4 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature (T_J) of the pass transistor rises to $T_{SD(shutdown)}$ (typical). Thermal shutdown hysteresis makes sure that the device resets (turns on) when the temperature falls to $T_{SD(reset)}$ (typical).

The thermal time-constant of the semiconductor die is fairly short. Thus the device cycles on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start-up is high from large $V_{\text{IN}} - V_{\text{OUT}}$ voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start-up completes.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the device internal protection circuitry is designed to protect against thermal overload conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

Product Folder Links: TLV771

JAJSSP2 - MAY 2024

6.4 Device Functional Modes

表 6-1 shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

表 6-1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER						
OPERATING MODE	V _{IN}	V _{EN}	I _{OUT}	TJ			
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} > V_{EN(HI)}$	I _{OUT} < I _{OUT(max)}	$T_J < T_{SD(shutdown)}$			
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(HI)}$	I _{OUT} < I _{OUT(max)}	T _J < T _{SD(shutdown)}			
Disabled (any true condition disables the device)	V _{IN} < V _{UVLO}	V _{EN} < V _{EN(LOW)}	Not applicable	$T_{J} > T_{SD(shutdown)}$			

6.4.1 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage ($V_{OUT(nom)} + V_{DO}$)
- The output current is less than the current limit ($I_{OUT} < I_{CL}$)
- The device junction temperature is less than the thermal shutdown temperature ($T_{J} < T_{SD}$)
- The enable voltage has previously exceeded the enable rising threshold voltage and has not yet decreased to less than the enable falling threshold

6.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. In this mode, the transient performance of the device becomes significantly degraded. During this mode, the pass transistor is driven fully on. Line or load transients in dropout potentially result in large output voltage deviations.

When the device is in a steady dropout state, the pass transistor is driven fully on. This state is defined as when the device is in dropout, directly after being in a normal regulation state, but not during start-up. Dropout occurs when $V_{IN} < V_{OUT(NOM)} + V_{DO}$. When the regulator exits dropout, the input voltage returns to a value $\geq V_{OUT(NOM)} + V_{DO}$. V_{DO}. During this time, the output voltage potentially overshoots for a short period of time. V_{OUT(NOM)} is the nominal output voltage and V_{DO} is the dropout voltage. During dropout exit, the device pulls the pass transistor back from being driven fully on.

6.4.3 Disabled

Shutdown the device output by forcing the enable pin voltage to less than the maximum EN pin low-level input voltage (see the *Electrical Characteristics* table). When disabled, the pass transistor turns off and internal circuits shut down. The output voltage is also actively discharged to ground by an internal discharge circuit from the output to ground.

Product Folder Links: TLV771



7 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

7.1.1 Recommended Capacitor Types

The device is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but use good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature. However, using Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. Generally, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors listed in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

7.1.2 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is more than 0.5Ω . For typical operation of the TLV771, connect a 1 μ F capacitor to the input. Use a higher value capacitor if large, fast rise-time, load, or line transients are anticipated. Additionally, use a higher-value capacitor if the device is located several inches from the input power source.

Dynamic performance of the device is improved by using an output capacitor. Use an output capacitor within the range specified in the *Recommended Operating Conditions* table for stability. Make sure that the minimum derated output capacitance is equal to or greater than 0.47µF. When the output voltage is ramping up, the inrush current depends on the size of the output capacitance. During start-up, the output current is potentially as high as the current limit value for larger output capacitors.

つ を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TLV771*



7.2 Typical Application

7.2.1 Application




図 7-1. TLV771 Typical Application

7.2.2 Design Requirements

表 7-1 summarizes the design requirements for \boxtimes 7-1.

表 7-1. Design Parameters


PARAMETER	VALUE
Input voltage range	4.0V ± 5%
Output voltage	3.3V
Output current	100mA
Maximum ambient temperature	85°C

7.2.3 Detailed Design Procedure

For this design example, the 3.3V output version (TLV77133) is selected. A nominal 4.0V input supply is assumed. Use a minimum 1µF input capacitor to minimize the effect of resistance and inductance between the 4.0V source and the LDO input. Use a minimum 0.47μF output capacitance for stability and good load transient response. The dropout voltage (V_{DO}) is less than 140mV maximum at a 3.3V output voltage and 150mA output current. Thus, there are no dropout issues with a minimum input voltage of 3.8V and a maximum output current of 100mA. The minimum input voltage is calculated at 4.0V – 5%.

7.2.4 Application Curves

Copyright © 2024 Texas Instruments Incorporated



Product Folder Links: TLV771

English Data Sheet: SBVS454

JAJSSP2 - MAY 2024



7.3 Power Supply Recommendations

This device is designed to operate from an input supply voltage range of 1.4V to 5.5V. Make sure the input is well regulated and free of spurious noise, so the regulator provides a well regulated output with optimum dynamic performance. Set the input supply to at least $V_{OUT(nom)} + 0.5V$ or 1.4V, whichever is greater.

Use a 1µF or greater input capacitor to reduce the impedance of the input supply, especially during transients.

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Product Folder Links: TLV771

Copyright © 2024 Texas Instruments Incorporated



7.4 Layout

7.4.1 Layout Guidelines

- Place input and output capacitors as close to the device as possible.
- Use copper planes for device connections to optimize thermal performance.
- Place thermal vias around the device to distribute the heat.
- Do not place a thermal via directly beneath the thermal pad of the DQN package. A via wicks solder or solder paste away from the thermal pad joint during the soldering process. Thus, leading to a compromised solder joint on the thermal pad.

7.4.2 Layout Examples




図 7-4. DBV Package (SOT-23) Typical Layout




図 7-5. DQN Package (X2SON) Typical Layout

資料に関するフィードバック(ご意見やお問い合わせ) を送信

17



8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed in this section.

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation, see the following:

Texas Instruments, Know Your Limits application note

8.1.2 Device Nomenclature

表 8-1. Device Nomenclature

PRODUCT ⁽¹⁾	DESCRIPTION
TLV771 xx(x)Pyyyz	 xx(x) is the nominal output voltage. For output voltages with a resolution of 100mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8V; 125 = 1.25V). P indicates an active output discharge feature. yyy is the package designator. z is the package quantity. R is for reel (3000 pieces).

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.

8.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

8.4 Trademarks

テキサス・インスツルメンツ E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

8.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

つ を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TLV771*



TLV771 JAJSSP2 - MAY 2024

DATE	REVISION	NOTES
May 2024	*	Initial Release

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

English Data Sheet: SBVS454

19

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 5-Aug-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TLV77112PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	3EZF	Samples
TLV77112PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	РВ	Samples
TLV77118PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	3F1F	Samples
TLV77118PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PC	Samples
TLV77125PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	3F2F	Samples
TLV77125PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PD	Samples
TLV77128PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	3F3F	Samples
TLV77128PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE	Samples
TLV77133PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	3F4F	Samples
TLV77133PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PF	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

www.ti.com 5-Aug-2024

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4210367/F



PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.
- 4. Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes.
- 5. Shape of exposed side leads may differ.
- 6. Number and location of exposed tie bars may vary.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 8. If any vias are implemented, it is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.





SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated