

# TLV8x3 アクティブ・ロー/オープン・ドレイン・リセット搭載、3ピン電圧スーパーバイザ

## 1 特長

- 3ピン SOT23 パッケージ
- 消費電流: 9 $\mu$ A (標準値)
- 高精度電源電圧モニタ:  
2.5V、3V、3.3V、5V
- 200ms の固定遅延時間を持つパワー・オン・リセット・ジェネレータ
- MAX803 とピン互換
- 温度範囲: -40°C ~ +125°C
- オープン・ドレインの  $\overline{\text{RESET}}$  出力

## 2 アプリケーション

- ファクトリ・オートメーション
- 携帯用およびバッテリー駆動の機器
- セットトップ・ボックス
- サーバー
- 家電製品
- 電気メーター
- ビル・オートメーション

## 3 概要

TLV8x3 ファミリの監視回路は、主に DSP およびプロセッサ・ベースのシステムの回路の初期化とタイミングの監視を行います。

TLV803、TLV853、TLV863 は機能的に同等です。TLV853 と TLV863 は、TLV803 の代替ピン配置を提供します。新しい **TLV803E** デバイスは、これら 3 つすべてのデバイスに代わるピン互換品です。


起動中に電源電圧 ( $V_{DD}$ ) が 1.1V を超えると、 $\overline{\text{RESET}}$  ピンがアサートされます。その後、監視回路は  $V_{DD}$  を監視し、 $V_{DD}$  がスレッショルド電圧  $V_{IT}$  を下回っている限り、 $\overline{\text{RESET}}$  ピンをアクティブに維持します。内蔵のタイマは、システムを確実に正しくリセットさせるため、出力が非アクティブ状態 (HIGH) に戻るのを遅らせます。遅延時間 ( $t_{d(\text{typ})} = 200\text{ms}$ ) は、 $V_{DD}$  がスレッショルド電圧  $V_{IT}$  を超えると開始します。電源電圧がスレッショルド電圧  $V_{IT}$  を下回ると、出力は再びアクティブ (Low) になります。このファミリの全デバイスは、内蔵分圧器で設定した固定検出スレッショルド電圧 ( $V_{IT}$ ) を持っています。

この製品ファミリは、2.5V、3V、3.3V、5V の電源電圧用に設計されています。これらのデバイスは 3 ピンの SOT-23 パッケージで供給されます。TLV803 デバイスは、-40°C ~ +125°C の温度範囲で動作が規定されています。

### デバイス情報<sup>(1)</sup>

部品番号	パッケージ	本体サイズ (公称)
TLV8x3	SOT-23 (3)	2.92mm × 1.30mm

(1) 利用可能なパッケージについては、データシートの末尾にあるパッケージ・オプションについての付録を参照してください。



代表的なアプリケーション



## Table of Contents

1 特長.....	1	8.4 Device Functional Modes.....	9
2 アプリケーション.....	1	<b>9 Application and Implementation.....</b>	<b>10</b>
3 概要.....	1	9.1 Application Information.....	10
4 Revision History.....	2	9.2 Typical Application.....	11
5 Device Comparison.....	4	<b>10 Power Supply Recommendations.....</b>	<b>12</b>
6 Pin Configuration and Functions.....	4	<b>11 Layout.....</b>	<b>13</b>
Pin Functions.....	4	11.1 Layout Guidelines.....	13
7 Specifications.....	5	11.2 Layout Example.....	13
7.1 Absolute Maximum Ratings <sup>(1)</sup> .....	5	<b>12 Device and Documentation Support.....</b>	<b>14</b>
7.2 ESD Ratings.....	5	12.1 Device Support.....	14
7.3 Thermal Information.....	5	12.2 Documentation Support.....	14
7.4 Recommended Operating Conditions.....	5	12.3 Related Links.....	14
7.5 Electrical Characteristics.....	6	12.4 サポート・リソース.....	14
7.6 Switching Characteristics.....	6	12.5 Trademarks.....	15
7.7 Typical Characteristics.....	7	12.6 静電気放電に関する注意事項.....	15
8 Detailed Description.....	8	12.7 用語集.....	15
8.1 Overview.....	8	<b>13 Mechanical, Packaging, and Orderable Information.....</b>	<b>15</b>
8.2 Functional Block Diagram.....	8		
8.3 Feature Description.....	8		

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision D (November 2020) to Revision E (December 2020)	Page
• Corrected missed VDD change from 7 to 6.5 in <i>Absolute Maximum Ratings</i> in note 2.....	5
Changes from Revision C (September 2015) to Revision D (November 2020)	Page
• 文書全体にわたって表、図、相互参照の採番方法を更新.....	1
• 「概要」セクションに TLV803E に関する新しい文章を追加.....	1
• Changed VDD from 7 to 6.5 in <i>Absolute Maximum Ratings</i> .....	5
• Changed $V_{OL}@ 500\mu A$ from 0.2 to 0.3 in <i>Electrical Characteristics</i> .....	6
• Changed $I_{OH}$ from 100 nA to 350 nA in <i>Electrical Characteristics</i> .....	6
• Changed $t_w$ from 1 to 10 $\mu s$ in <i>Switching Characteristics</i> .....	6
• Deleted figure Minimum Pulse Duration At $V_{DD}$ vs Overdrive Voltage in Typical Characteristics.....	7
• Changed figure from Pulse Duration to $V_{OL}$ , $I_{OL}$ in the Typical Application Section.....	12
Changes from Revision B (August 2011) to Revision C (September 2015)	Page
• データシートに TLV853 デバイスを追加.....	1
• ページのヘッダーに表示されているデバイスの型番を、デバイスに記されているバージョンではなく、単一の TLV803 デバイスに変更.....	1
• 「デバイス情報」表、「ESD 定格」表を追加.....	1
• 「詳細説明」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加.....	1
• 「アプリケーション」セクションの箇条書を変更.....	1
• トップ・ページからピン配置を削除し、「ピン構成および機能」セクションに移動.....	1
• Changed "free-air temperature" to "junction temperature" in <i>Absolute Maximum Ratings</i> condition statement.....	5
• Deleted <i>Soldering temperature</i> from <i>Absolute Maximum Ratings</i> table.....	5
• Changed <i>Thermal Information</i> table; updated thermal resistance values for all parameters.....	5
• Changed "free-air temperature" to "junction temperature" in <i>Electrical Characteristics</i> condition statement.....	6
• Changed temperature noted in <i>Switching Characteristics</i> condition statement.....	6

---

<b>Changes from Revision A (June 2011) to Revision B (August 2011)</b>	<b>Page</b>
• 「概要」セクションに TLV863 に関する新しい段落を追加 .....	1
• TLV863 のピン配置をトップ・ページに追加.....	1
• Added TLV863 to Thermal Information.....	5
• Added TLV863M to Negative-Going Input Threshold Voltage parameter.....	6
• Added TLV863M to Hysteresis parameter.....	6
• Added TLV863 to Functional Block Diagram.....	8

---

## 5 Device Comparison


**表 5-1. Device Threshold Options**

DEVICE	THRESHOLD VOLTAGE
TLV803Z	2.25 V
TLV803R	2.64 V
TLV803S	2.93 V
TLV803M	4.38 V
TLV853M	4.38 V
TLV863M	4.38 V


**表 5-2. Device Family Comparison**

DEVICE	FUNCTION
TLV803	Open-Drain, $\overline{\text{RESET}}$ Output
<a href="#">TLV809</a>	Push-Pull, $\overline{\text{RESET}}$ Output
<a href="#">TLV810</a>	Push-Pull, $\overline{\text{RESET}}$ Output


## 6 Pin Configuration and Functions



**图 6-1. TLV803: DBZ Package 3-Pin SOT-23 Top View**



**图 6-2. TLV853: DBZ Package 3-Pin SOT-23 Top View**



**图 6-3. TLV863: DBZ Package 3-Pin SOT-23 Top View**

## Pin Functions

NAME	PIN			I/O	DESCRIPTION
	TLV803	TLV853	TLV863		
GND	1	2	3	—	Ground pin.
RESET	2	1	1	O	RESET is an open-drain output that is driven to a low impedance state when RESET is asserted. RESET remains low (asserted) for the delay time ( $t_d$ ) after $V_{DD}$ exceeds $V_{T-}$ . Use a 10-k $\Omega$ to 1-M $\Omega$ pullup resistor on this pin. The pullup voltage is not limited by $V_{DD}$ .
VDD	3	3	2	I	Supply voltage pin. It is good analog design practice to place a 0.1- $\mu\text{F}$ ceramic capacitor close to this pin.

## 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating junction temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Voltage	VDD <sup>(2)</sup>	0	6.5	V
	All other pins <sup>(2)</sup>	-0.3	+6.5	
Current	Maximum low output current, I <sub>OL</sub>		5	mA
	Maximum high output current, I <sub>OH</sub>		-5	
	Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>DD</sub> )		±20	
	Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DD</sub> )		±20	
Temperature	Operating junction temperature range, T <sub>J</sub>	-40	125	°C
	Storage temperature range, T <sub>stg</sub>	-65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to GND. For reliable operation the device should not be operated at 6.5 V for more than t = 1000h continuously

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TLV8x3	UNITS
		DBZ (SOT-23)	
		3 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	328.5	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	135.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	58.3	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	5.2	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	59.6	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

### 7.4 Recommended Operating Conditions

at specified temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage	1.1	6	V
T <sub>J</sub>	Operating junction temperature	-40	125	°C

## 7.5 Electrical Characteristics

over recommended operating junction temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>OL</sub>	Low-level output voltage	V <sub>DD</sub> = 2 V to 6 V, I <sub>OL</sub> = 500 μA			0.3	V	
		V <sub>DD</sub> = 3.3 V, I <sub>OL</sub> = 2 mA			0.4		
		V <sub>DD</sub> = 6 V, I <sub>OL</sub> = 4 mA			0.4		
Power-up reset voltage <sup>(1)</sup>		I <sub>OL</sub> = 50 μA, V <sub>OL</sub> < 0.2 V	1.1			V	
V <sub>IT-</sub>	Negative-going input threshold voltage <sup>(2)</sup>	T <sub>J</sub> = -40°C to +125°C	TLV803Z	2.20	2.25	2.30	V
			TLV803R	2.58	2.64	2.70	
			TLV803S	2.87	2.93	2.99	
			TLV8x3M	4.28	4.38	4.48	
V <sub>hys</sub>	Hysteresis	T <sub>J</sub> = 25°C, I <sub>OL</sub> = 50 μA	TLV803Z		30		mV
			TLV803R		35		
			TLV803S		40		
			TLV8x3M		60		
I <sub>DD</sub>	Supply current	V <sub>DD</sub> = 2 V, output unconnected		9	15	μA	
		V <sub>DD</sub> = 6 V, output unconnected		20	30		
I <sub>OH</sub>	Output leakage current	V <sub>DD</sub> = 6 V			350	nA	


(1) The lowest supply voltage at which RESET becomes valid. t<sub>r, VDD</sub> ≤ 66.7 V/ms.

(2) To ensure best stability of the threshold voltage, place a bypass capacitor (0.1-μF ceramic) near the supply terminals.

## 7.6 Switching Characteristics

over operating temperature range (unless otherwise noted)






PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t <sub>w</sub>	Pulse duration at V <sub>DD</sub>		10		μs	
t <sub>d</sub>	Delay time	V <sub>DD</sub> ≥ V <sub>IT-</sub> + 0.2 V; see <a href="#">Timing Diagram</a>	120	200	280	ms



**7-1. Timing Diagram**

### 7.7 Typical Characteristics

at  $T_J = 25^\circ\text{C}$ ,  $V_{IT-} = 4.38\text{ V}$ , and  $V_{DD} = 5.0\text{ V}$  (unless otherwise noted)




## 8 Detailed Description

### 8.1 Overview

The TLV803 family of supervisory circuits provides circuit initialization and timing supervision. The TLV853 and TLV863 are both functionally equivalent to the TLV803. These devices output a logic low whenever  $V_{DD}$  drops below the negative-going threshold voltage ( $V_{IT-}$ ). The output,  $\overline{\text{RESET}}$ , remains low for approximately 200 ms after the  $V_{DD}$  voltage exceeds the positive-going threshold voltage ( $V_{IT-} + V_{hys}$ ). These devices are designed to ignore fast transients on the  $V_{DD}$  pin.


### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 $V_{DD}$ Transient Rejection

The TLV803 has built-in rejection of fast transients on the  $V_{DD}$  pin. The rejection of transients depends on both the duration and the amplitude of the transient. The amplitude of the transient is measured from the bottom of the transient to the negative threshold voltage of the TLV803, as shown in [Figure 8-1](#).



**Figure 8-1. Voltage Transient Measurement**

The TLV803 does not respond to transients that are fast duration/low amplitude or long duration/small amplitude. Transients meeting or longer than the  $t_w$  specified in the [switching characteristics section](#) triggers a reset.



### 8.3.2 Reset During Power Up and Power Down

The TLV803 output is valid when  $V_{DD}$  is greater than 1.1 V. When  $V_{DD}$  is less than 1.1 V, the output transistor turns off and becomes high impedance. The voltage on the  $\overline{\text{RESET}}$  pin rises to the voltage level connected to the pull-up resistor. Figure 8-2 shows a typical waveform for power-up, assuming the  $\overline{\text{RESET}}$  pin has a pull-up resistor connected to the  $V_{DD}$  pin.




Figure 8-2. Power-Up Response

### 8.3.3 Bidirectional Reset Pins

Some microcontrollers have bidirectional reset pins that act as both inputs and outputs. In a situation where the TLV803 is pulling the  $\overline{\text{RESET}}$  line low while the microcontroller is trying to force the  $\overline{\text{RESET}}$  line high, a series resistor should be placed between the output of the TLV803 and the  $\overline{\text{RESET}}$  pin of the microcontroller to protect against excessive current flow. Figure 8-3 shows the connection of the TLV803 to a microcontroller using a series resistor to drive a bidirectional  $\overline{\text{RESET}}$  line.




Figure 8-3. Connection To Bidirectional Reset Pin

## 8.4 Device Functional Modes

### 8.4.1 Normal Operation ( $V_{DD} >$ Power-Up Reset Voltage)

When the voltage on  $V_{DD}$  is greater than 1.1 V, the  $\overline{\text{RESET}}$  signal asserts when  $V_{DD}$  is less than  $V_{IT-}$  and deasserts when  $V_{DD}$  is greater than  $V_{IT-}$ .

### 8.4.2 Power On Reset ( $V_{DD} <$ Power-Up Reset Voltage)

When the voltage on  $V_{DD}$  is lower than the required voltage to internally pull the asserted output to GND (power-up reset voltage), both outputs are in a high-impedance state.

## 9 Application and Implementation


### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。また、お客様は自身の設計実装を検証シテストすることで、システムの機能を確認する必要があります。

### 9.1 Application Information

#### 9.1.1 Monitoring Multiple Supplies


Because the TLV803 has an open-drain output, multiple TLV803 outputs can be directly tied together to form a logical OR-ing function for the  $\overline{\text{RESET}}$  line. Only one pull-up resistor is required for this configuration. [図 9-1](#) shows two TLV803s connected together to provide monitoring of a 3.3-V power rail and a 5.0-V power rail. A reset is generated if either power rail falls below the threshold voltage of its corresponding TLV803.



**図 9-1. Multiple Voltage Rail Monitoring**

#### 9.1.2 Output Level Shifting


The  $\overline{\text{RESET}}$  output of the TLV803 can be pulled to a maximum voltage of 6 V and can be pulled higher in voltage than  $V_{\text{DD}}$ . It is useful to provide level shifting of the output for cases where the monitored voltage is less than the useful logic levels of the load. [図 9-2](#) shows the TLV803Z used to monitor a 2.5-V power rail, with a logic  $\overline{\text{RESET}}$  input to a microprocessor that is connected to 5.0 V and has 5.0-V logic levels.



**图 9-2. Output Voltage Level Shifting**

## 9.2 Typical Application

图 9-3 shows TLV803S being used to monitor the supply rail for a DSP, FPGA, or ASIC.



**图 9-3. Typical Application**

### 9.2.1 Design Requirements


This design calls for a 3.3-V rail to be monitored. The design resets if the supply rail falls below 2.93 V. The output must satisfy 3.3-V CMOS logic.

### 9.2.2 Detailed Design Procedure

Select the TLV803S to satisfy the voltage threshold requirement.

Place a pullup resistor on  $\overline{\text{RESET}}$  to VDD in order to satisfy the output logic requirement.

### 9.2.3 Application Curves



9-4. Low-Level Output Voltage vs Low-Level Output Current

## 10 Power Supply Recommendations


These devices are designed to operate from an input voltage supply range between 1.1 V and 6 V.

## 11 Layout

### 11.1 Layout Guidelines

Place the  $C_{IN}$  decoupling capacitor close to the device.

### 11.2 Layout Example



☒ 11-1. Layout Example (DBZ Package)

## 12 Device and Documentation Support

### 12.1 Device Support

#### 12.1.1 Development Support

##### 12.1.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TLV803. The [TLV803SEVM-019 evaluation module](#) (and [related user guide](#)) can be requested at the Texas Instruments website through the product folders or purchased directly [from the TI eStore](#).

##### 12.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. SPICE models for the TLV803, TLV853, and TLV863 are available through the respective device product folders under *Tools & Software*.

### 12.2 Documentation Support

#### 12.2.1 Related Documentation

- TLV803SEVM-019 User's Guide. Literature number [SLVU461](#).

### 12.3 Related Links

表 12-1 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

表 12-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TLV803	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TLV853	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TLV863	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>

### 12.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

## 12.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

## 12.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## 12.7 用語集

**TI 用語集** この用語集には、用語や略語の一覧および定義が記載されています。

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV803MDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG   SN	Level-1-260C-UNLIM	-40 to 125	VOUQ	<a href="#">Samples</a>
TLV803MDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAUAG   SN	Level-1-260C-UNLIM	-40 to 125	VOUQ	<a href="#">Samples</a>
TLV803RDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU   SN   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	VOSQ	<a href="#">Samples</a>
TLV803RDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAUAG   SN	Level-1-260C-UNLIM	-40 to 125	VOSQ	<a href="#">Samples</a>
TLV803SDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU   SN   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	VOTQ	<a href="#">Samples</a>
TLV803SDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAUAG   SN	Level-1-260C-UNLIM	-40 to 125	VOTQ	<a href="#">Samples</a>
TLV803ZDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU   SN   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	VORQ	<a href="#">Samples</a>
TLV803ZDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAUAG   SN	Level-1-260C-UNLIM	-40 to 125	VORQ	<a href="#">Samples</a>
TLV853MDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	ZGM4	<a href="#">Samples</a>
TLV853MDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	ZGM4	<a href="#">Samples</a>
TLV863MDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG   SN	Level-1-260C-UNLIM	-40 to 125	VTWM	<a href="#">Samples</a>
TLV863MDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAUAG   SN	Level-1-260C-UNLIM	-40 to 125	VTWM	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



- (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV803MDBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV803MDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV803RDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV803RDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV803SDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV803SDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV803ZDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV803ZDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV853MDBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV853MDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV863MDBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV863MDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV803MDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV803MDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TLV803RDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803RDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TLV803SDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803SDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TLV803ZDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803ZDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TLV853MDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV853MDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TLV863MDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV863MDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0


# DBZ0003A



# PACKAGE OUTLINE

## SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



4214838/F 08/2024

### NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration TO-236, except minimum foot length.
4. Support pin may differ or may not be present.
5. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

# EXAMPLE BOARD LAYOUT

DBZ0003A

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
SCALE:15X



SOLDER MASK DETAILS

4214838/F 08/2024

NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBZ0003A

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:15X

4214838/F 08/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated