







TMUX1308A, TMUX1309A

JAJSUX4 - JUNE 2024

TMUX13xxA 5V、双方向 8:1、1 チャネル / 4:1、2 チャネル電流インジェクショ ン制御マルチプレクサ、ハイ インピーダンス負荷向けに最適化

1 特長

- インジェクション電流制御
- 逆電力供給保護
 - V_{DD} への ESD ダイオード パスがない
- 幅広い電源電圧範囲:1.62V~5.5V
- 小さいオン容量
- 双方向の信号パス
- ハイインピーダンス負荷用に最適化
- レールツーレール動作
- 1.8V ロジック互換
- フェイルセーフロジック
- ブレイク ビフォー メイクのスイッチング動作
- オン / オフ チャネルに対するバッテリ短絡保護
- 機能安全対応
 - 機能安全システムの設計に役立つ資料を利用可
- TMUX1308A 以下のデバイスとピン互換:
 - 業界標準の 4051、4851、1308 マルチプレクサ
- TMUX1309A 以下のデバイスとピン互換:
 - 業界標準の 4052、4852、1309 マルチプレクサ

2 アプリケーション

- アナログおよびデジタルの多重化/多重分離
- 診断および監視
- データセンター向けスイッチ
- リモート無線ユニット (RRU)
- ラック サーバー
- 電気メータ
- 電化製品
- エアコン
- マルチファンクション プリンタ
- ストリング インバータ
- IP ネットワーク カメラ
- 貨幣計数機
- オフハイウェイ車両向け制御システム

3 概要

TMUX1308A および TMUX1309A は、汎用の CMOS (相補型金属酸化膜半導体) マルチプレクサ (MUX) で す。TMUX1308A は 8:1、1 チャネル (シングルエンド) MUX、TMUX1309A は 4:1、2 チャネル (差動) MUX で す。このデバイスは、ソース (Sx) およびドレイン (Dx) ピン で、GND から V_{DD} までの範囲の双方向アナログおよび デジタル信号をサポートします。

TMUX13xxA デバイスは、内部インジェクション電流制御 機能を備えています。この機能のおかげで、スイッチを保 護し入力信号を電源電圧内に維持するために通常使用さ れる外付けのダイオードおよび抵抗ネットワークは不要で す。内部インジェクション電流制御回路により、ディセーブ ルまたはイネーブルの信号パスで電源電圧を超える信号 が許容されます。ディセーブルのチャネルの電圧が Vnn を上回っても、イネーブルの信号パスの信号に影響を与 えません。また、TMUX13xxA デバイスには電源ピンへの 内部ダイオード パスがないため、電源ピンに接続された 部品が損傷し、または電源レールに意図しない電力が供 給される危険性がありません。


すべてのロジック入力のスレッショルドは 1.8V ロジック互 換で、有効な電源電圧で動作していれば、TTL と CMOS の両方のロジックと互換性が保証されます。フェイルセー フロジック回路により、電源ピンよりも先に制御ピンに電圧 が印加されるため、デバイスへの損傷の可能性が避けら れます。

製品情報

部品番号	構成 ⁽¹⁾	パッケージ ⁽²⁾	本体サイズ (公称)(3)
TMUX1308A TMUX1309A	チャネル 8:1 チャネル 4:1	PW (TSSOP, 16)	5mm × 4.4mm

- 「製品比較」表を参照してください。 (1)
- 詳細については、セクション 11 を参照してください。
- 本体サイズ (長さ×幅) は公称値であり、ピンは含まれません。





TMUX1308A と TMUX1309A のブロック図



Table of Contents

1 特長	1	7.9 Crosstalk	19
2 アプリケーション		7.10 Bandwidth	19
3 概要		7.11 Injection Current Control	20
4 Device Comparison Table		8 Detailed Description	<mark>21</mark>
5 Pin Configuration and Functions		8.1 Overview	
6 Specifications		8.2 Functional Block Diagram	21
6.1 Absolute Maximum Ratings		8.3 Feature Description	<mark>21</mark>
6.2 ESD Ratings		8.4 Device Functional Modes	
6.3 Thermal Information: TMUX1308A		8.5 Truth Tables	
6.4 Thermal Information: TMUX1309A		9 Application and Implementation	
6.5 Recommended Operating Conditions	7	9.1 Application Information	
6.6 Electrical Characteristics		9.2 Typical Application	
6.7 Logic and Dynamic Characteristics	9	9.3 Power Supply Recommendations	
6.8 Timing Characteristics	10	9.4 Layout	
6.9 Injection Current Coupling	11	10 Device and Documentation Support	
6.10 Typical Characteristics	12	10.1 Documentation Support	
7 Parameter Measurement Information		10.2 Receiving Notification of Documentation Up	
7.1 On-Resistance		10.3 サポート・リソース	
7.2 Off-Leakage Current	15	10.4 Trademarks	
7.3 On-Leakage Current	16	10.5 静電気放電に関する注意事項	34
7.4 Transition Time	16	10.6 用語集	34
7.5 Break-Before-Make		11 Mechanical, Packaging, and Orderable	
7.6 t _{ON(EN)} and t _{OFF(EN)}		Information	34
7.7 Charge Injection		12 Revision History	34
7.8 Off Isolation	18		

4 Device Comparison Table

PRODUCT	DESCRIPTION
TMUX1308A	8:1, 1-channel, single-ended multiplexer
TMUX1309A	4:1, 2-channel, differential multiplexer



5 Pin Configuration and Functions




図 5-1. TMUX1308A: PW Package, 16-Pin TSSOP (Top View)

表 5-1. Pin Functions TMUX1308A

	PIN	TYPE ⁽¹⁾	DESCRIPTION ⁽²⁾			
NAME	NO.	- ITPE("/	DESCRIPTION -7			
S4	1	I/O	Source pin 4. Signal path can be an input or output.			
S6	2	I/O	Source pin 6. Signal path can be an input or output.			
D	3	I/O	Drain pin (common). Signal path can be an input or output.			
S7 4 I/O		I/O	Source pin 7. Signal path can be an input or output.			
S5 5 I/O		I/O	Source pin 5. Signal path can be an input or output.			
EN 6 I		1	Active low logic input. When this pin is high, all switches are turned off. When this pin is low, the A[2: address inputs determine which switch is turned on as listed in セクション 8.5.			
N.C. 7 Not Connected		Not Connected	Not internally connected.			
GND	8	Р	Ground (0V) reference			
A2	9	1	Address line 2. Controls the switch configuration as listed in セクション 8.5.			
A1	10	1	Address line 1. Controls the switch configuration as listed in セクション 8.5.			
A0	11	1	Address line 0. Controls the switch configuration as listed in セクション 8.5.			
S3	12	I/O	Source pin 3. Signal path can be an input or output.			
S0	13	I/O	Source pin 0. Signal path can be an input or output.			
S1	14	I/O	Source pin 1. Signal path can be an input or output.			
S2	15	I/O	Source pin 2. Signal path can be an input or output.			
VDD 16 P		Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from $0.1\mu F$ to $10\mu F$ between V_{DD} and GND.			
Thermal pad	I	_	Exposed thermal pad with conductive die attached. No requirement to solder this pad. If connected, then it should be left floating or tied to GND.			

- (1) I = input, O = output, I/O = input and output, P = power.
- (2) For what to do with unused pins, refer to セクション 8.4.






図 5-2. TMUX1309A: PW Package, 16-Pin TSSOP (Top View)

表 5-2. Pin Functions TMUX1309A

	PIN	TYPE (1)	DESCRIPTION(2)			
NAME	NO.	ITPE\"	DESCRIPTION ⁽²⁾			
S0B	1	I/O	Source pin 0 of mux B. Can be an input or output.			
S2B	2	I/O	Source pin 2 of mux B. Can be an input or output.			
DB	3	I/O	Drain pin (Common) of mux B. Can be an input or output.			
S3B 4 I/O		I/O	Source pin 3 of mux B. Can be an input or output.			
S1B 5 I/O		I/O	Source pin 1 of mux B. Can be an input or output.			
EN 6		1	Active low logic input. When this pin is high, all switches are turned off. When this pin is low, the A[1:0] address inputs determine which switch is turned on.			
N.C.	7	Not Connected	Not internally connected.			
GND	8	Р	Ground (0V) reference			
A1	9	1	Address line 1. Controls the switch configuration as listed in セクション 8.5.			
A0	10	1	Address line 0. Controls the switch configuration as listed in セクション 8.5.			
S3A	11	I/O	Source pin 3 of mux A. Can be an input or output.			
S0A	12	I/O	Source pin 0 of mux A. Can be an input or output.			
DA	13	I/O	Drain pin (Common) of mux A. Can be an input or output.			
S1A	14	I/O	Source pin 1 of mux A. Can be an input or output.			
S2A	15	I/O	Source pin 2 of mux A. Can be an input or output.			
VDD 16 P		Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from $0.1\mu F$ to $10\mu F$ between V_{DD} and GND.			
Thermal pad	1	_	Exposed thermal pad with conductive die attached. No requirement to solder this pad. If connected, then it should be left floating or tied to GND.			

- (1) I = input, O = output, I/O = input and output, P = power.
- (2) For what to do with unused pins, refer to セクション 8.4.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2) (3)

		MIN	MAX	UNIT
V _{DD}	Supply voltage	-0.5	6	
V _{SEL} or V _{EN}	Logic control input pin voltage (EN, A0, A1, A2)	-0.5	6	V
V _S or V _D	Source or drain voltage (Sx, D)	-0.5	V _{DD} +1.0	
I _{SEL} or I _{EN}	Logic control input pin current (EN, A0, A1, A2)	-30	30	
I _S or I _{D (CONT)}	Continuous current through switch (Sx, D pins) –40°C to +85°C	-50	50	mA
I _S or I _{D (CONT)}	Continuous current through switch (Sx, D pins) –40°C to +125°C	-25	25	IIIA
I _{GND}	Continuous current through GND	-100	100	
P _{tot}	Total power dissipation ⁽⁴⁾		500	mW
T _{stg}	Storage temperature	-65	150	°C
TJ	Junction temperature		150	C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) For TSSOP package: P_{tot} derates linearily above $T_A = 80^{\circ}\text{C}$ by 7.2mW/°C.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002, all pins ⁽²⁾	±750	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



6.3 Thermal Information: TMUX1308A

		TMUX1308A	
	Junction-to-board thermal resistance Junction-to-top characterization parameter Junction-to-board characterization parameter	PW (TSSOP)	UNIT
		PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	139	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	77.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	84.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	26.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	83.8	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.4 Thermal Information: TMUX1309A

		TMUX1309A	
	THERMAL METRIC(1)	PW (TSSOP)	UNIT
		PINS	
R _{θJA}	Junction-to-ambient thermal resistance thermal information for TMUX1309	139	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	77.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	84.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	26.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	83.8	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{DD}	Supply voltage	1.62	5.5	V
V _S or V _D	Signal path input/output voltage (source or drain pin) (Sx, D)	0	V_{DD}	V
V _{SEL} or V _{EN}	Logic control input pin voltage (EN, A0, A1, A2)	0	5.5	V
I _S or I _{D (CONT)}	Continuous current through switch (Sx, D pins) –40°C to +85°C	-50	50	mA
I _S or I _{D (CONT)}	Continuous current through switch (Sx, D pins) –40°C to +125°C	-25	25	mA
I _{OK}	Current per input into source or drain pins when singal voltage exceeds recommended operating voltage (1)	-50	50	mA
I _{INJ}	Injected current into single off switch input	-50	50	mA
I _{INJ_ALL}	Total injected current into all off switch inputs combined	-100	100	mA
T _A	Ambient temperature	-40	125	°C

If source or drain voltage exceeds VDD, or goes below GND, the pin will be shunted to GND through an internal FET, the current must be limited within the specified value. If $V_{signal} > V_{DD}$ or if $V_{signal} < GND$.



6.6 Electrical Characteristics

At specified $V_{DD}\,\pm10\%$

Typical values measured at nominal V_{DD}

						Operat	ing free	-air tempera	ture (T _A)			
PARAMETER ANALOG SWITCH		TEST CONDITIONS	V _{DD}		25°C		-40°	C to 85°C	-40°	°C to 125	5°C	UNI
				MIN	TYP	MAX	MIN	TYP MA	X MIN	TYP	MAX	
ANALO	G SWITCH											
			1.8V		650	1500		170	0		1700	
D	On-state switch	$V_S = 0V \text{ to } V_{DD}$	2.5V		230	600		67	0		670	Ω
NON	resistance	I _{SD} = 0.5mA	3.3V		120	330		35	0		370	12
ANALOG RON S(OFF) D(OFF) D(ON) S(ON)			5V		75	195		22	0		270	
	On-state		1.8V		10	38		4	5		45	
	switch resistance	$V_S = V_{DD} / 2$	2.5V		3	20	,	2	2		22	
Δ_{RON}	matching	$I_{SD} = 0.5 \text{mA}$	3.3V		2	8	1	1	1	,	15	Ω
	between inputs		5V		1	7		1	0		14	
			1.8V		±1		-25	2	5 –800		800	
	Source off-	Switch Off	2.5V		±1		-25	2	5 –800		800	
IS(OFF)	state leakage current	$V_D = 0.8 \times V_{DD} / 0.2 \times V_{DD}$ $V_S = 0.2 \times V_{DD} / 0.8 \times V_{DD}$	3.3V		±1		-25	2	5 –800		800	n/
			5V		±1		-25	2	5 –800		800	
	Drain off-state	Switch Off $V_D = 0.8 \times V_{DD} / 0.2 \times V_{DD}$ $V_S = 0.2 \times V_{DD} / 0.8 \times V_{DD}$	1.8V		±1		-45	4	5 –800		800	nA
	leakage		2.5V		±1		-45	4	5 –800		800	
I _{D(OFF)}	current (common drain pin)		3.3V		±1		-45	4	5 –800	-	800	
			5V		±1		-45	4	5 –800		800	
		Switch On $V_D = V_S = 0.8 \times V_{DD}$ or $V_D = V_S = 0.2 \times V_{DD}$	1.8V		±1		-45	4	5 –800		800	
ID(ON)	Channel on-		2.5V		±1		-45	4	5 –800		800	
I _{S(ON)}	state leakage current		3.3V		±1		-45	4	5 –800		800	n/
			5V		±1		-45	4	5 –800		800	
			1.8V		2	14		1	4		14	
_	Source off	$V_S = V_{DD} / 2$	2.5V		2	14		1	4		14	
C _{SOFF}	capacitance	f = 1MHz	3.3V		2	14		1	4		14	pl
			5V		2	14		1	4		14	-
			1.8V		7	37		3	7		37	
	Drain off	V _S = V _{DD} / 2	2.5V		7	37		3	7		37	
C _{DOFF}	capacitance	f = 1MHz	3.3V		7	37		3	7		37	⊣ nF
			5V		7	37		3	7		37	
			1.8V		11	40		4	0		40	
C _{SON}	On	$V_S = V_{DD} / 2$	2.5V		11	40		4	0		40	
	capacitance	f = 1MHz	3.3V		11	40		4	0		40	JαF
			5V		11	40		4	0		40	
POWER	R SUPPLY	1										
			1.8V			1			1		1.2	
	V _{DD} supply		2.5V			1			1		1.5	
I _{DD}	current	Logic inputs = 0V or V _{DD}	3.3V			1			1		2	μA
			5V			1		1.			3	

6.7 Logic and Dynamic Characteristics

At specified $V_{DD} \pm 10\%$

Typical values measured at nominal V_{DD} and T_A = 25°C.

				Operating free-air temperature (T _A)			UNIT
	PARAMETER	TEST CONDITIONS	V _{DD}	-40°C to 125°C			
				MIN	TYP	MAX	
LOGIC IN	NPUTS (EN, A0, A1, A2)						
			1.8V	0.95		5.5	
√ _{IH}	Input logic high		2.5V	1.1		5.5	V
V IH	input logic riigh		3.3V	1.15		5.5	V
			5V	1.25		5.5	
			1.8V	0		0.6	
1	Input logic low		2.5V	0		0.7	V
/ _{IL}	input logic low		3.3V	0		0.8	V
			5V	0		0.95	
ІН	Logic high input leakage current	V _{LOGIC} = 1.8V or V _{DD}	All			1	uA
IL	Logic low input leakage current	V _{LOGIC} = 0V	All	-1			uA
C _{IN}	Logic input capacitance	V_{LOGIC} = 0V, 1.8V, V_{DD} f = 1MHz	All		1	2	pF
OYNAMI	C CHARACTERISTICS						
Q_{INJ}	Charge Injection	V _S = V _{DD} / 2	1.8V		-0.5		nC
			2.5V		-0.5		
		$R_S = 0\Omega$, $C_L = 100pF$	3.3V		-0.8		рC
			5V		-1.5		
		V -V /2	1.8V		-110		
_	Off Indiation	$V_{BIAS} = V_{DD} / 2$ $V_{S} = 200 \text{mVpp}$	2.5V		-110		dB
O _{ISO}	Off Isolation	$R_L = 50\Omega$, $C_L = 5pF$	3.3V		-110		
		f = 100kHz	5V		-110		
		V -V /2	1.8V	,	-90		40
_	Off Is a lating	$V_{BIAS} = V_{DD} / 2$ $V_{S} = 200 \text{mVpp}$	2.5V		-90		
O _{ISO}	Off Isolation	$R_L = 50\Omega$, $C_L = 5pF$	3.3V		-90		dB
		f = 1MHz	5V		-90		
		V -V /2	1.8V		-110		
,	Craastalle	$V_{BIAS} = V_{DD} / 2$ $V_{S} = 200 \text{mVpp}$	2.5V		-110		٦D
X _{TALK}	Crosstalk	$R_L = 50\Omega$, $C_L = 5pF$	3.3V		-110		dB
		f = 100kHz	5V		-110		
		V -V /2	1.8V		-90		
	Connectelle	$V_{BIAS} = V_{DD} / 2$ $V_{S} = 200 \text{mVpp}$	2.5V		-90		Ē
K _{TALK}	Crosstalk	$R_L = 50\Omega$, $C_L = 5pF$	3.3V		-90		dB
		f = 1MHz	5V		-90		
			1.8V		350		
D14/	B 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	$V_{BIAS} = V_{DD} / 2$	2.5V		450		MHz
BW	Bandwidth	$V_S = 200 \text{mVpp}$ RL = 50 Ω , CL = 5pF	3.3V		500		
		0011, 01 opi	5V		500		



6.8 Timing Characteristics

At specified $V_{DD}\,\pm10\%$

Typical values measured at nominal V_{DD}.

					(Operati	ng free-	air ten	nperatu	re (T _A)			
	PARAMETER	TEST CONDITIONS	ST CONDITIONS V _{DD}		25°C		-40°	C to 8	5°C	-40°C to 125°C		5°C	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
SWITCH	HING CHARACTERIS	rics							'				•
			1.8V		15	30			30			30	
		C _L = 50pF	2.5V		8	15			20			20	
t _{PD}	Propagation delay	Sx to D, D to Sx	3.3V		5	11			15			15	ns
			5V		4	9			10			10	
		CL = 15pF	5V		1.5	4			5			5	
			1.8V		44	94			103			103	
		$R_L = 10k\Omega$, $C_L = 50pF$	2.5V		30	63			67		67 54		
t _{TRAN}	Transition-time between inputs	Ax to D, Ax to Sx	3.3V		23	51			54			54	
			5V		18	43			46			46	
		$R_L = 10k\Omega$, $C_L = 15pF$	5V		15	39			43			43	
			1.8V		39	68			75			75	ns
		$R_L = 10k\Omega$, $C_L = 50pF$	2.5V		30	48			50			50	
t _{ON(EN)}	Turnon-time from enable	m EN to D, EN to Sx	3.3V		26	40			42			42	
	enable		5V		24	34			37			37	
		$R_L = 10k\Omega$, $C_L = 15pF$	5V		22	31			35			35	
			1.8V		60	80			85			85	
		$R_L = 10k\Omega$, $C_L = 50pF$	2.5V		50	70			72			72	
t _{OFF(EN)}	Turnoff time from enable	EN to D, EN to Sx	3.3V		40	65			70			70	- 1
			5V		28	50			55			55	
		$R_L = 10k\Omega$, $C_L = 15pF$	5V		23	30			35			35	
			1.8V	1	16		1			1			
	Break before make	$R_L = 10k\Omega$, $C_L = 15pF$	2.5V	1	22		1			1			ne
ВВМ	time	Sx to D, D to Sx	3.3V	1	24		1			1			ns
			5V	1	33		1			1			1



6.9 Injection Current Coupling

At specified $V_{DD}\,\pm10\%$


Typical values measured at nominal V_{DD} and T_A = 25°C.

	PARAMETER		V _{DD} TEST CONDITIONS		-40°C to 125°C			UNIT
PARAMETER		V _{DD} TEST CONDITIONS		INDITIONS	MIN	TYP	MAX	UNII
INJECTIO	N CURRENT COUPLING							
		1.8V				0.01	1	
		3.3V	R _S ≤ 3.9kΩ	I _{INJ} ≤ 1mA		0.05	1	
		5V				0.1	1	mV
	Maximum shift of output voltage	1.8V	R _S ≤ 3.9kΩ			0.01	2	
		3.3V		I _{INJ} ≤ 10mA		0.3	3	
		5V				0.06	4	
ΔV _{OUT}	of enabled analog input	1.8V		I _{INJ} ≤ 1mA	,	0.05	2	
		3.3V	R _S ≤ 20kΩ		,	0.05	2	
		5V			,	0.1	2	
		1.8V				0.05	15	
		3.3V	R _S ≤ 20kΩ	I _{INJ} ≤ 10mA		0.05	15	
		5V				0.02	15	



6.10 Typical Characteristics


at T_A = 25°C, V_{DD} = 5V (unless otherwise noted)





6.10 Typical Characteristics (continued)


at T_A = 25°C, V_{DD} = 5V (unless otherwise noted)





6.10 Typical Characteristics (continued)

at T_A = 25°C, V_{DD} = 5V (unless otherwise noted)



7 Parameter Measurement Information

7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. The measurement setup used to measure R_{ON} is shown in the following figure. Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed as shown in \boxtimes 7-1 with $R_{ON} = V / I_{SD}$:




図 7-1. On-Resistance Measurement Setup

7.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current.
- 2. Drain off-leakage current.

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.




図 7-2. Off-Leakage Measurement Setup



7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. \boxtimes 7-3 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




図 7-3. On-Leakage Measurement Setup

7.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 50% after the address signal has risen or fallen past the 50% threshold. \boxtimes 7-4 shows the setup used to measure transition time, denoted by the symbol $t_{TRANSITION}$.




図 7-4. Transition-Time Measurement Setup

7.5 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. \boxtimes 7-5 shows the setup used to measure break-before-make delay, denoted by the symbol $t_{OPEN(BBM)}$.




図 7-5. Break-Before-Make Delay Measurement Setup

7.6 $t_{ON(EN)}$ and $t_{OFF(EN)}$

Turn-on time is defined as the time taken by the output of the device to rise to 10% after the enable has risen past the 50% threshold. The 10% measurement is utilized to provide the timing of the device, system level timing can then account for the time constant added from the load resistance and load capacitance. \boxtimes 7-6 shows the setup used to measure transition time, denoted by the symbol $t_{ON(EN)}$.

Turn-off time is defined as the time taken by the output of the device to fall to 90% after the enable has fallen past the 50% threshold. The 90% measurement is utilized to provide the timing of the device, system level timing can then account for the time constant added from the load resistance and load capacitance. \boxtimes 7-6 shows the setup used to measure transition time, denoted by the symbol $t_{OFF(FN)}$.




図 7-6. Turn-On and Turn-Off Time Measurement Setup

7.7 Charge Injection

The TMUX1308A and TMUX1309A device have a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_C . \boxtimes 7-7 shows the setup used to measure charge injection from source (Sx) to drain (D).




図 7-7. Charge-Injection Measurement Setup

7.8 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. \boxtimes 7-8 shows the setup used to measure, and the equation to compute off isolation.




図 7-8. Off Isolation Measurement Setup

$$Off \, Isolation = 20 \times Log\left(\frac{V_{OUT}}{V_S}\right) \tag{1}$$

7.9 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. \boxtimes 7-9 shows the setup used to measure, and the equation used to compute crosstalk.




図 7-9. Channel-to-Channel Crosstalk Measurement Setup

$$Channel - to - Channel \, Crosstalk = 20 \times Log\left(\frac{V_{OUT}}{V_S}\right) \tag{2}$$

7.10 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. \boxtimes 7-10 shows the setup used to measure bandwidth.




図 7-10. Bandwidth Measurement Setup

$$Attenuation = 20 \times Log\left(\frac{V_2}{V_1}\right)$$
 (3)



7.11 Injection Current Control

Injection current is measured at the change in output of the enabled signal path when a current is injected into a disabled signal path. 🗵 7-11 shows the setup used to measure injection current control.





図 7-11. Injection Current Measurement Setup

8 Detailed Description

8.1 Overview

The TMUX1308A is an 8:1, single-ended (1-channel), mux. The TMUX1309A is a 4:1, differential (2-channel) mux. Each channel is turned on or turned off based on the state of the address lines and enable pin.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Bidirectional Operation

The TMUX1308A and TMUX1309A devices conduct equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each signal path has very similar characteristics in both directions so they can be used as both multiplexers and demultiplexer to support both analog and digital signals.

8.3.2 Rail-to-Rail Operation

The valid signal path input and output voltage for the TMUX1308A and TMUX1309A ranges from GND to V_{DD} .

8.3.3 1.8V Logic Compatible Inputs

The TMUX1308A and TMUX1309A support 1.8V logic compatible control for all logic control inputs. The logic input thresholds scale with supply but still provide 1.8V logic control when operating at 5.5V supply voltage. 1.8V logic level inputs allows the multiplexers to interface with processors that have lower logic I/O rails and eliminates the need for an external voltage translator, which saves both space and BOM cost. The current consumption of the TMUX1308A and TMUX1309A devices increase when using 1.8V logic with higher supply voltage. For more information on 1.8V logic implementations, refer to Simplifying Design with 1.8V logic Muxes and Switches.

8.3.4 Fail-Safe Logic

The TMUX1308A and TMUX1309A device have Fail-Safe Logic on the control input pins (EN, A0, A1, and A2) allowing for operation up to 5.5V, regardless of the state of the supply pin. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pins of the TMUX1308A and TMUX1309A to be ramped to 5.5V while $V_{DD} = 0$ V. Additionally, the feature enables operation of the multiplexers with $V_{DD} = 1.8$ V while allowing the select pins to interface with a logic level of another device up to 5.5V, eliminating the potential need for an external voltage translator.



8.3.5 High-Impedance Optimization

TMUX1308A and TMUX1309A are optimized for high-impedance loads. When a switch input is connected to a high-impedance output the RC on the input side can cause the output to settle slower. Reducing this RC is one way to make the settling time quicker. Multiplexers can also have an impact on how long it takes for the output to settle through charge injection. When the switch is turning ON, a higher charge injection can cause the source to be pulled away from the desired settling voltage. This means that the output will need to rise or fall further than anticipated causing additional settling time. In the following figure, a specific load condition is tested with different devices, which shows how dependent the settling time can be on the device chosen.




図 8-1. Test Circuit Setup




図 8-2. TMUX1308A vs. Competition Devices Drain Settling Times

8.3.6 Injection Current Control

On a high level, Injection current control is a feature that prevents an overvoltage event on an unactive channel from impacting the signal on an active one. The pin that experiences an overvoltage event will be held at $V_{DD}+V_T$, where $V_T\cong 0.6V$. The excess current caused by clamping this voltage will flow through an internal circuit that must remain within the current specifications of the device. By doing this, the device can prevent the excess current from injecting into the ON-channel causing errors in measurement. Injection current is the current that is being forced into a pin by an input voltage (V_{IN}) higher than the positive supply $(V_{DD}+\Delta V)$ or lower than ground (V_{SS}) . The current flows through the input protection diodes into whichever supply of the device is potentially compromising the accuracy and reliability of the system. Injected currents can come from various sources depending on the application.

- Harsh environments and applications with long cabling, such as in factory automation and automotive systems, may be susceptible to injected currents from switching or transient events.
- Other self-contained systems can also be subject to injected current if the input signal is coming from various sensors or current sources.

Injected Current Impact: typical CMOS switches have ESD protection diodes on the inputs and outputs. These diodes not only serve as ESD protection but also provide a voltage clamp to prevent the inputs or outputs going above V_{DD} or below GND and V_{SS} . When current is injected into the pin of a disabled signal path, a small amount of current goes through the ESD diode but most of the current goes through conduction to the drain. If forward diode voltage of the ESD diode (VF) is greater than the PMOS threshold voltage (VT), then the PMOS of all OFF switches turns ON and there would be undesirable subthreshold leakage between the source and the drain that can lift the OFF source pins up also. \boxtimes 8-3 shows a simplified diagram of a typical CMOS switch and associated injected current path.




図 8-3. Simplified Diagram of Typical CMOS Switch and Associated Injected Current Path

It is quite difficult to cut off these current paths. The drain pin can never be allowed to exceed the voltage above V_{DD} by more than a VT. Analog pins can be protected against current injection by adding external components like a Schottky diode from the drain pin to ground to clamp the drain voltage at $< V_{DD} + VT$ and cut off the current path.



Change in R_{ON} due to Current Injection: because the ON resistance of the enabled FET switch is impacted by the change in the supply rail, when the drain pin voltage exceeds the supply voltage by more than a VT, an error in the output signal voltage can be expected. This undesired change in the output can cause issues related to false trigger events and incorrect measurement readings, potentially compromising the accuracy and reliability of the system. As shown in \boxtimes 8-4, S2 is the enabled signal path that is conducting a signal from S2 pin to D pin. Because there is an injected current at the disabled S1 pin, the voltage at that pin increases above the supply voltage and the ESD protection diode is forward biased, shifting the power supply rail. This shift in supply voltage alters the R_{ON} of the internal FET switches, causing a ΔV error on the output at the D pin.




図 8-4. Injected Current Impact on RON

To avoid the complications of added external protection to your system, the TMUX1308A and TMUX1309A devices have an internal injection current control feature which eliminates the need for external diode and resistor networks typically used to protect the switch and keep the input signals within the supply voltage. The internal injection current control circuitry allows the signals on the disabled signal paths to exceed the supply voltage without affecting the signal of the enabled signal path. The injection current control circuitry also protects the TMUX13xxA from currents injected into disabled signal paths without impacting the enabled signal path, which typical CMOS switches do not support. Additionally, the TMUX1308A and TMUX1309A do not have any internal diode paths to the supply pin, which eliminates the risk of damaging components connected to the supply pin or providing unintended power to the system supply rail. For a simplified diagram that shows one signal path for the TMUX13xxA devices and the associated injection current circuit, refer to セクション 8.2.




図 8-5. Simplified Diagram of Injection Current Control

Copyright © 2024 Texas Instruments Incorporated



The injection current control circuitry is independently controlled for each source or drain pin (Sx or D). The control circuitry for a particular pin is enabled when that input is disabled by the logic pins and the injected current causes the voltage at the pin to be above V_{DD} or below GND. The injection current circuit includes an FET to shunt the undesired current to GND in the case of overvoltage or injected current events. Each injection current circuit is rated to handle up to 50mA; the device, however, can support a maximum current of 100mA at any given time. Depending on the system application, a series limiting resistor may be needed and must be sized appropriately. \boxtimes 8-5 shows the TMUX13xxA protection circuitry with an injected current at an input pin.




図 8-6. Injected Current at Input Pin




図 8-7. Over-Voltage Event with Series Resistor

For the injection current control circuitry to be active the voltage at the source or drain pins is greater than V_{DD} , or less than GND. With this requirement met, the protection FET will be turned on for any disabled or enabled signal path and shunt the pin to GND. In this event, a series resistor is needed to limit the total current injected into the device to be less than 100mA. Three example scenarios are outlined in the following sections.



8.3.6.1 TMUX13xxA is Powered, Channel is Unselected, and the Input Signal is Greater Than V_{DD} (V_{DD} = 5V, V_{INPUT} = 5.5V)

A typical CMOS switch would have an internal ESD diode to the supply pin rated for ≅30mA that would be turned on and a series limited resistor would be needed. However, any conducted current would be injected into the supply rail potentially damaging the system, unexpectedly turning on other devices on the same supply rail, or requiring additional components for protection. The TMUX13xxA implementation also handles this scenario with a series limiting resistor; the current path, however, is now to GND which does not have the same issues as the current injected into the supply rail.

8.3.6.2 TMUX13xxA is Powered, Channel is Selected, and the Input Signal is Greater Than V_{DD} (V_{DD} = 5V, V_{INPUT} = 5.5V)

The injection current control circuitry is fully active when the channel is unselected and an overvoltage event is present (overvoltage being defined as 0.5V above the supply rail). However, in situations where the channel is selected and an overvoltage event occurs, this protection circuitry will still be partially active. In this instance, a portion of the injected current will be redirected through the protection circuitry to GND, but will not be a full shunt. So, some current will also flow through the source to drain path. This allows the device to tolerate overvoltage conditions in the event of the channel being selected, but precautions are still necessary to protect the device from overcurrent events such as implementing a current limiting resistor to keep the device below the maximum continuous source and drain current specification.

8.3.6.3 TMUX13xxA is Unpowered and the Input Signal has a Voltage Present (V_{DD} = 0V, V_{INPUT} = 3V)

Many CMOS switches are unable to support a voltage at the input without a valid supply voltage present, otherwise the voltage will be coupled from input to output and could damage downstream devices or impact power-sequencing. The TMUX13xxA circuitry can handle an input signal present without a supply voltage while minimizing power transfer from the input to output of the switch. By limiting the output voltage coupling to 400 mV the TMUX1308A and TMUX1309A help reduce the chance of conduction through any downstream ESD diodes.

8.4 Device Functional Modes

When the \overline{EN} pin of the TMUX1308A is pulled low, one of the switches is closed based on the state of the address lines. Similarly, when the \overline{EN} pin of the TMUX1309A is pulled low, two of the switches are closed based on the state of the address lines. When the \overline{EN} pin is pulled high, all the switches are in an open state regardless of the state of the address lines.

Unused logic control pins must be tied to GND or V_{DD} so that the device does /not consume additional current as highlighted in *Implications of Slow or Floating CMOS Inputs*. Unused signal path inputs (Sx and Dx) should be connected to GND.

8.5 Truth Tables

表 8-1 and 表 8-2 provides the truth tables for the TMUX1308A and TMUX1309A respectively.

Selected Signal Path Connected To Drain ĒΝ **A2** Α1 A0 (D) Pin 0 0 0 0 S₀ 0 0 0 1 0 0 0 S2 1 0 1 0 1 S3 0 1 0 0 S4 0 0 1 S5 1 0 1 1 0 S6 0 1 1 1 S7

表 8-1. TMUX1308A Truth Table



表 8-1. TMUX1308A Truth Table (続き)

ΕN	A2	A 1	A0	Selected Signal Path Connected To Drain (D) Pin
1	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	All channels are off

(1) X denotes do not care.

表 8-2. TMUX1309A Truth Table

EN	A1	A0	Selected Signal Path Connected To Drain (DA and DB) Pins
0	0	0	S0A to DA S0B to DB
0	0	1	S1A to DA S1B to DB
0	1	0	S2A to DA S2B to DB
0	1	1	S3A to DA S3B to DB
1	X ⁽¹⁾	X ⁽¹⁾	All channels are off

(1) X denotes do not care.



9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TMUX13xxA family offers protection against injection current events across a wide operating supply range (1.62V to 5.5V). These devices include 1.8V logic compatible control input pins that enable operation in systems with 1.8V I/O rails. Additionally, the control input pins support Fail-Safe Logic which allows for operation up to 5.5V, regardless of the state of the supply pin. This feature stops the logic pins from back-powering the supply rail while the injection current circuitry prevents the signal path from back-powering the supply. These features make the TMUX13xxA a family of general purpose multiplexers and switches that can reduce system complexity, board size, and overall system cost.

9.2 Typical Application

One useful application that takes advantage of the TMUX13xxA features is multiplexing various signals into an ADC that is integrated into an MCU. Utilizing an integrated ADC in an MCU allows a system to minimize cost with a potential tradeoff of system performance when compared to an external ADC. The multiplexer allows for multiple inputs or sensors to be monitored with a single ADC pin of the device, which is critical in systems with limited I/O. The TMUX1309A is an excellent choice for a similar design example using differential signals, or as two 4:1 multiplexers.




図 9-1. Multiplexing Signals to Integrated ADC

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated



9.2.1 Design Requirements

For this design example, use the parameters listed in 表 9-1.

表 9-1. Design Parameters

PARAMETERS	VALUES	
Supply (V _{DD})	5.0V	
I/O signal range	0V to V _{DD} (Rail to Rail)	
Control logic thresholds	1.8V compatible	
Switch inputs	Eight	

9.2.2 Detailed Design Procedure

The TMUX1308A and TMUX1309A can operate without any external components except for the supply decoupling capacitors. If the parts desired power-up state is disabled, then the enable pin should have a weak pull-up resistor and be controlled by the MCU through the GPIO. All inputs being muxed to the ADC of the MCU must fall within the recommended operating conditions of the TMUX1308A and TMUX1309A, including signal range and continuous current. For this design with a supply of 5 V, the signal range can be 0 V to 5 V; the maximum continuous current can be 100mA at an ambient temperature of 85°C or 25mA at 125°C.

9.2.3 Short To Battery Protection

When evaluating the safety and reliability of an automotive grade multiplexer, it is important to note their performance under various operating conditions. In the case of TMUX13xxA, we examine its response to various short-to-battery conditions to provide insight on system level design for automotive optimization. It is important to design around short-to-battery as failure to do so can result in operational issues. The following section shows a deep dive into three scenarios to demonstrate the behavior of the TMUX1308A under short-to-battery conditions using a 5V supply voltage.

We begin with the following setup to explore our first scenario with channel S7 selected and channel S0 experiencing a short-to-battery condition.




図 9-2. Channel S7 Selected, Channel S0 Experiencing a Short-to-Battery Condition

表 9-2 indicates values of ΔV_{OUT} , V_{SBAT} and minimum R_{LIM} for various V_{BAT} cases when considering a maximum allotment of 25mA for I_S/I_D . Choosing too large of an R_{LIM} will negatively affect ΔV_{OUT} as well as substantially limit current flow. Choosing too small of an R_{LIM} can damage the device.

表 9-2. R_{Lim} Values for 25mA Through the Switch

V_{BAT}	R _{LIM}	ΔV _{OUT} (typ)	V _{SBAT}
12V	470	< 10µV	5.6V

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信



表 9-2. R _{Lim}	Values	for 25mA	Through	the Sw	itch (続き)
-------------------------	---------------	----------	---------	--------	-----------

V _{BAT}	R _{LIM}	∆V _{OUT} (typ)	V _{SBAT}
19V	750	< 10µV	5.6V
24V	1K	< 10µV	5.6V
36V	1.5K	< 10µV	5.6V
48V	2K	< 10µV	5.6V
60V	2.4K	< 10µV	5.6V




図 9-3. All Unselected Channels Experiencing a Short-to-Battery Condition

We then evaluate the scenario of seeing a short-to-battery condition on all unselected channels at the same time. The follwing table indicates values when considering a maximum allotment of 12.5mA for I_S/I_D (for more information, see 2000×10^{-5} 6.1). If you have the potential to see short-to-battery on all channels at the same time, then 12.5mA is the limiting factor. Here again choosing too large of an R_{LIM} will negatively affect ΔV_{OUT} as well as substantially limit current flow.

注意 To avoid damage to the device do not choose too small of an R_{LIM}.

表 9-3. R_{Lim} Values for 12.5mA Through the Switch

V _{BAT}	R _{LIM}	∆V _{OUT} (typ)	V _{SBAT}
12V	1K	< 10µV	5.6V
19V	1.5K	< 10µV	5.6V
24V	2K	< 10µV	5.6V
36V	3K	< 10µV	5.6V
48V	3.9K	< 10µV	5.6V
60V	4.7K	< 10µV	5.6V




図 9-4. Short-to-Battery Condition Only on a Single Selected Channel

Evaluate the scenario of a short-to-battery occurring when the switch is closed using a 5V supply. As such, input voltage needs to be limited to 6V. The folloqinf table indicates values of R_{LIM} needed to keep the voltage of a selected channel under 6V using a standard 5V V_{DD} for all short-to-battery cases (for more information, see $2 / 2 \times 1 \times 10^{-5}$). Choosing too large of an R_{LIM} will negatively affect ΔV_{OUT} as well as substantially limit current flow.

注意 To avoid damage to the device do not choose too small of an R_{LIM}.

表 9-4. R _{Lim} Values for <6V Through the Swit

	EIIII		
V_{BAT}	R _{LIM}	∆V _{OUT} (typ)	V _{SBAT}
12V	1.6K	< 10µV	5.9V
18V	3K	< 10µV	5.9V
19V	3.3K	< 10µV	5.9V
24V	4.7K	< 10µV	5.9V
36V	10K	< 10µV	5.9V
48V	13K	< 10µV	5.9V
60V	15K	< 10µV	5.9V

In conclusion, several short-to-battery case studies were observed using a 5V supply. Note that if using a lower supply voltage, the R_{Lim} values will change for optimal current flow. It is important to protect against short-to-battery conditions as a failure to do so can result in system level issues. Take care to design around these conditions and the electrical characteristics for proper device operation.



9.2.4 Application Curve




図 9-5. Injection Current vs. Maximum Output Voltage Shift

9.3 Power Supply Recommendations

The TMUX1308A and TMUX1309A devices operate across a wide supply range of 1.62V to 5.5V. Note: do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the V_{DD} supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from $0.1\mu F$ to $10\mu F$ from V_{DD} to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections.

TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.

9.4 Layout

9.4.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace which results in the reflection. Not all PCB traces can be straight; therefore, some traces must turn corners. \boxtimes 9-6 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




図 9-6. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

☑ 9-7 shows an example of a PCB layout with the TMUX1308A and TMUX1309A. Some key considerations are as follows:

- Decouple the V_{DD} pin with a 0.1-μF capacitor, placed as close to the pin as possible. Make sure that the
 capacitor voltage rating is sufficient for the V_{DD} supply.
- · Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

9.4.2 Layout Example




図 9-7. TMUX1308A and TMUX1309A Layout Example



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Simplifying Design with 1.8V logic Muxes and Switches
- Texas Instruments, QFN/SON PCB Attachment
- Texas Instruments, Quad Flatpack No-Lead Logic Packages

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

10.4 Trademarks

テキサス・インスツルメンツ E2E[™] is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

12 Revision History

DATE	REVISION	NOTES
June 2024	*	Initial Release

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 10-Jul-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX1308APWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1308A	Samples
TMUX1309APWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1309A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 10-Jul-2024

OTHER QUALIFIED VERSIONS OF TMUX1308A, TMUX1309A:

Automotive: TMUX1308A-Q1, TMUX1309A-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX1308APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX1309APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 25-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX1308APWR	TSSOP	PW	16	2000	353.0	353.0	32.0
TMUX1309APWR	TSSOP	PW	16	2000	353.0	353.0	32.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated