

# 1.4 W/CH STEREO CLASS-D AUDIO SUBSYSTEM WITH DirectPath™ HEADPHONE AMPLIFIER AND 3:1 INPUT MUX


#### **FEATURES**

- Stereo Class-D Amp:
  - 1.4 W into 8  $\Omega$  from 5.0 V (10% THD + N)
  - 1.25 W into 8 Ω from 5.0 V (1% THD + N)
- DirectPath™ Stereo Headphone Amplifier
  - No Output Capacitors Required
- Independent Gain Select for Headphone Amplifier
- Eight Programmable Maximum Headphone Voltage Limits
- Two Single-Ended or One Differential Stereo Input
- 3:1 Input MUX with Mode Control
- 32-Step Volume Control for Both Input Channels
- Independent Shutdown for Headphone and Class-D Amplifiers
- Short-Circuit and Thermal-Overload Protection
- ±8 kV HBM ESD Protection on Headphone Outputs
- I<sup>2</sup>C<sup>™</sup> Interface
- 25-Ball 2,61 mm × 2,61 mm WCSP

#### **APPLICATIONS**

- Smart Phones / Cellular Phones
- Laptop Computers
- Portable Gaming
- Portable Media Players

#### SIMPLIFIED SYSTEM BLOCK DIAGRAM



#### DESCRIPTION

The TPA2054D4 features a stereo Class-D power amplifier along with a stereo DirectPath™ headphone amplifier. The TPA2054D4 has a mono differential input and two stereo single-ended (SE) inputs that can be configured as one stereo differential input. Both input channels have a 32-step volume control and the DirectPath headphone amplifier has a 4-level gain control for coarse volume adjustment. All amplifiers have output short-circuit and thermal-overload protection.

The Class-D amplifiers deliver 1.25 W into 8  $\Omega$  at 1% THD from a 5.0 V supply, and 700 mW from 3.6 V. The DirectPath headphone amplifier features an output voltage limiter to reduce the maximum output power to one of seven possible limits. The voltage limiter is programmed through the  $I^2C$  interface.

DirectPath eliminates the need for external DC-blocking output capacitors to the headphones. The built-in charge pump creates a negative supply voltage for the headphone amplifier, allowing a 0-V DC bias at the output.

The DirectPath headphone amplifier gains are +6 dB (default), 0 dB, -6 dB, and -14 dB, selected through the I2C interface. This allows the headphone volume to be different from the loudspeaker volume if both are used simultaneously.

The TPA2054D4 has a 3:1 input MUX for audio source selection. The MUX has mode control which directs the input-to-output signal path. Mode and gain controls operate from a 1.8 V compatible I<sup>2</sup>C interface.

The voltage supply range for both the Class-D amplifiers and the headphone charge pump is 2.5 V to 5.5 V. The Class-D amplifiers use a combined 7 mA and the headphone amplifier uses 10 mA of typical quiescent current. Total supply current reduces to less than  $2\mu A$ .

The TPA2054D4YZK is available in a 25-ball 2,61 mm × 2,61 mm WCSP package.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DirectPath is a trademark of Texas Instruments. I2C is a trademark of NXP Semiconductors.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGED DEVICES <sup>(1)</sup>	PART NUMBER <sup>(2)</sup>
–40°C to 85°C	25-ball, WCSP	TPA2054D4YZKR
-40 C 10 65 C	25-ball, WCSP	TPA2054D4YZKT

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.
- (2) The YZK packages are only available taped and reeled. The suffix R indicates a reel of 3000, the suffix T indicates a reel of 250.

# **DEVICE PINOUT**



# **FUNCTIONAL BLOCK DIAGRAM**




Figure 1. Differential Input Mode




Figure 2. Single-Ended (SE) Input Mode



#### **TERMINAL FUNCTIONS**

TERMINAL		INPUT/ OUTPUT/				
NAME	BALL WCSP	POWER (I/O/P)	DESCRIPTION			
OUTL+	A5	0	Left speaker positive output; connect to + terminal of loudspeaker			
DVDD	A4	Р	I2C supply voltage; connect to 1.8V digital supply			
INR_1	А3	I	Channel 1 right input (SE-In mode); Left– input (Diff-In mode); connect to ground through 0.47 μF capacitor if unused			
INL_1	A2	I	Channel 1 left input (SE-In mode); Left+ input (Diff-In mode); connect to ground through 0.47 $\mu$ F capacitor if unused			
VREF	A1	1	1.65 V reference voltage; connect a 1 μF capacitor to ground			
OUTL-	B5	0	Left speaker negative output; connect to negative terminal of loudspeaker			
RESET	B4	I	Set to logic low to shut device down and return all I2C registers to default state; I2C can only be programmed once RESET returns to logic high			
INL_2	В3	I	Channel 2 left input (SE-In mode); Right+ input (Diff-In mode); connect to ground through 0.47 μF capacitor if unused			
INR_2	B2	I	Channel 2 right input (SE-In mode); Right– input (Diff-In mode); connect to ground through 0.47 $\mu$ F capacitor if unused			
CPP	B1	Р	Charge pump flying capacitor positive terminal; connect positive side of capacitor between CPP and CPN			
PGND	C5	Р	Class-D ground; connect to ground			
AGND	C4	Р	Analog ground; connect to ground			
SCL	C3	I/O	I2C clock input			
SDA	C2	I/O	I2C data input			
CPN	C1	Р	Charge pump flying capacitor negative terminal; connect negative side of capacitor between CPP and CPN			
OUTR-	D5	0	Right speaker negative output; connect to negative terminal of loudspeaker			
AVDD	D4	Р	Supply voltage			
MONO-	D2	Ţ	Inverting mono input, typically connected to baseband OUT-			
MONO+	D3	I	Non-inverting mono input, typically connected to baseband OUT+			
HPVSS	D1	Р	Negative supply generated by the charge pump; connect a 1μF capacitor to ground to reduce voltage ripple			
OUTR+	E5	0	Right speaker positive output; connect to positive terminal of loudspeaker			
PVDD	E4	Р	Supply voltage			
HPLEFT	E3	0	Headphone left channel output			
VDDHP	E2	Р	Headphone charge pump supply voltage			
HPRIGHT	E1	0	Headphone right channel output			

# **ABSOLUTE MAXIMUM RATINGS(1)**

over operating free-air temperature range,  $T_A = 25$ °C (unless otherwise noted)

			VALUE	UNIT
	Supply voltage,	VDDHP, PVDD, AVDD	-0.3 to 6.0	٧
		DVDD	-0.3 to 3.6	٧
VI	Input voltage	INL_1, INL_2, INR_1, INR_2, MONO+, MONO-	-0.3 to VDD + 0.3	V
		SDA, SCL, RESET	-0.3 to DVDD + 0.3	V
	Output continuous total power	See Dissipation Rating Table		
$T_A$	Operating free-air temperatu	re range	-40 to 85	°C
$T_J$	Operating junction temperate	ure range	-40 to 150	ů
T <sub>stg</sub>	Storage temperature range	-65 to 150	°C	
ESD	Electrostatic discharge,	irge, OUTL+, OUTL-, OUTR+, OUTR- 2 k		V
	HBM	HPLEFT and HPRIGHT	8 k	V

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



# **DISSIPATION RATINGS**

PACKAGE	T <sub>A</sub> < 25°C	DERATING FACTOR	T <sub>A</sub> = 70°C	$T_A = 85^{\circ}C$
YZK (WCSP)	1.12 W	9 mW/°C	720 mW	585 mW

#### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
	Class-D supply voltage, PVI	DD	2.5	5.5	V
	Charge pump supply voltage	e, VDDHP	2.5	5.5	V
	I2C supply voltage, DVDD		1.7	3.3	V
V <sub>IH</sub>	High-level input voltage	SDA, SCL, RESET, DVDD = 1.8 V	1.3		V
		SDA, SCL, RESET, DVDD = 3.3 V	3.0		
V <sub>IL</sub>	Low-level input voltage	SDA, SCL, RESET, DVDD = 1.8 V		0.3	V
		SDA, SCL, RESET, DVDD = 3.3 V			
T <sub>A</sub>	Operation free-air temperature		-40	85	°C

# **ELECTRICAL CHARACTERISTICS**

 $T_A = 25$ °C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC Power supply rejection ratio (Class-D amplifiers)	V <sub>DD</sub> = 2.5 V to 5.5 V, Single-ended mode	48	75		dB
DC Power supply rejection ratio (headphone amplifiers)	V <sub>DD</sub> = 2.5 V to 5.5 V, Single-ended mode	60	80		dB
High-level input current (SDA, SCL, RESET)				1	μΑ
Low-level input current (SDA, SCL, RESET)				1	μΑ
Supply current	V <sub>DD</sub> = 5.5 V, Class-D and Headphone amplifiers active, no load		15.8	20	mA
	V <sub>DD</sub> = 4.2 V, Class-D active, Headphone deactivated, no load		7.5	10.5	mA
	V <sub>DD</sub> = 4.2 V, Headphone active, Class-D deactivated, no load		10	13.5	mA
	V <sub>DD</sub> = 2.5 V to 5.5 V, SWS=1 or RESET ≤ 0.3 V (shutdown mode)		0.15	2	μΑ

## **TIMING CHARACTERISTICS**

For I<sup>2</sup>C Interface Signals Over Recommended Operating Conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>SCLN</sub>	Frequency, SCL	No wait states			400	kHz
$t_{W(H)}$	Pulse duration, SCL high		0.6			μs
$t_{W(L)}$	Pulse duration, SCL low		1.3			μs
t <sub>su1</sub>	Setup time, SDA to SCL		100			ns
t <sub>h1</sub>	Hold time, SCL to SDA		10			ns
t <sub>(buf)</sub>	Bus free time between stop and start condition		1.3			μs
t <sub>su2</sub>	Setup time, SCL to start condition		0.6			μs
t <sub>h2</sub>	Hold time, start condition to SCL		0.6			μs
t <sub>su3</sub>	Setup time, SCL to stop condition		0.6			μs

Copyright © 2009, Texas Instruments Incorporated






Figure 4. Start and Stop Conditions Timing

#### **DEVICE RESET**

Apply logic low to the RESET pin to deactivate the TPA2054D4 and return all I<sup>2</sup>C registers to their default state. This clears the LIM\_Lock bit to logic low, allowing changes to the headphone output limiter byte. Refer to the Register Map section for a complete list of default states. The I2C registers cannot be programmed until RESET returns to logic high. RESET requires a 1 ms minimum hold time at logic low for a valid reset command.

On power-up, ensure that the DVDD and VDDHP voltages have settled and DVDD is at least 1.7V before setting RESET to logic high. The TPA2054D4 activates in soft shutdown mode, SWS bit at logic high.

## **OPERATING CHARACTERISTICS**

 $V_{DD}=3.6~V,~T_{A}=25^{\circ}C,~R_{SPEAKER}=8~\Omega+33~\mu\text{H},~R_{HEADPHONES}=16~\Omega,~Total~HP~Gain=6~dB,~Total~Class-D~Gain=6~dB,~MODE[2:0]=001~(single-ended mode)(unless otherwise noted)$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER	AMPLIFIER		·			
		THD = 1%, V <sub>DD</sub> = 3.6 V, f = 1 kHz		700		mW
Po	Speaker output power	tput power THD = 10%, V <sub>DD</sub> = 3.6 V, f = 1 kHz		860		mW
		THD = 1%, V <sub>DD</sub> = 4.2 V, f = 1 kHz		940		mW
Vos	Offset Voltage	V <sub>DD</sub> = 5.5 V	-13	5	13	mV
	Output impedance in shutdown			2		kΩ
SNR	Signal-to-noise ratio	P <sub>O</sub> = 250 mW;		90		dB
En	Noise output voltage	Total gain = 0 dB; A-weighted		22		$\mu V_{RMS}$
THD+N	Total harmonic distortion plus noice	V <sub>DD</sub> = 5.0 V, PO = 1 W, f = 1 kHz		0.18		%
	Total harmonic distortion plus noise	V <sub>DD</sub> = 3.6 V, PO = 0.6 W, f = 1 kHz		0.25		%


# **OPERATING CHARACTERISTICS (continued)**

 $V_{DD}=3.6~V,~T_{A}=25^{\circ}C,~R_{SPEAKER}=8~\Omega+33~\mu\text{H},~R_{HEADPHONES}=16~\Omega,~Total~HP~Gain=6~dB,~Total~Class-D~Gain=6~dB,~MODE[2:0]=001~(single-ended~mode)(unless~otherwise~noted)$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	A0.5	200 mV <sub>pp</sub> ripple, f = 217 Hz, Total gain = 0 dB		-75		dB
k <sub>SVR</sub>	AC-Power supply rejection ratio	200 mV <sub>pp</sub> ripple, f = 4 kHz, Total gain = 0 dB		-70		dB
	The area of about decree	Threshold		155		°C
	Thermal shutdown	Hysteresis		35		°C
	Output short-circuit protection			2.4		Α
f <sub>CLK</sub>	Class-D switching frequency		250	300	350	kHz
$\Delta A_V$	Gain matching	Between left and right channels		0.1		dB
HEADPI	HONE AMPLIFIER					
<b>D</b>	Headphone output power <sup>(1)</sup>	THD = 1%, V <sub>DD</sub> = 5.0 V, HP_Vout[2:0] = 000		150		10/
Po	(Outputs in Phase)	THD = 1%, V <sub>DD</sub> = 3.0 V, HP_Vout[2:0] = 000		83		mW
.,	Maximum headphone output voltage	THD = 10 %, HP_VOUT[2:0] = 111		0.14		
Vo		THD = 10 %, HP_VOUT[2:0] = 100		0.23		V <sub>RMS</sub>
Vos	Offset Voltage	V <sub>DD</sub> = 5.5 V, Total gain = 0 dB	-3.5	0.5	3.5	mV
	Output impedance in shutdown			30		Ω
SNR	Signal-to-noise ratio	P <sub>O</sub> = 50 mW;		90		dB
En	Noise output voltage	Total gain = 0 dB; A-weighted, V <sub>DD</sub> = 5.0 V		12		$\mu V_{RMS}$
TUD.N	Total bassassis distantian also saiss(1)	$P_{O} = 30 \text{ mW} \text{ into } 16 \Omega, V_{DD} = 3.6 \text{ V}, f = 1 \text{ kHz}$		0.02		%
THD+N	Total harmonic distortion plus noise <sup>(1)</sup>	$P_O = 50$ mW into 32 $\Omega$ , $V_{DD} = 5.0$ V, $f = 1$ kHz		0.01		%
1.	AC Davida avantu maia atian matia	200 mV <sub>pp</sub> ripple, f = 217 Hz, Total gain = 0 dB		-89		dB
k <sub>SVR</sub>	AC-Power supply rejection ratio	200 mV <sub>pp</sub> ripple, f = 4 kHz, Total gain = 0 dB		-83		dB
	Output short-circuit protection			200		mA
fosc	Charge pump switching frequency			300		kHz
$\Delta A_V$	Gain matching	Between Left and Right channels		0.1		dB
INPUT S	SECTION					
R <sub>IN</sub>	Input impedance (differential)	Volume = 24 dB	16	20.9		kΩ
V <sub>REF</sub>	Reference voltage	V <sub>DD</sub> = 3.6 V, all active modes		1.65		V
	Start-up time from shutdown			8.25		ms

#### (1) Per output channel

#### **TEST SET-UP FOR GRAPHS**





- (1) All measurements were taken with a 1-μF C<sub>I</sub> (unless otherwise noted.)
- (2) A 33-µH inductor was placed in series with the load resistor to emulate a small speaker for efficiency measurements.
- (3) The 30-kHz low-pass filter is required, even if the analyzer has an internal low-pass filter. An RC low-pass filter (1 kΩ 4.7 nF) is used on each output for the data sheet graphs.

20

#### TYPICAL CHARACTERISTIC GRAPHS

 $C_{\text{I}} = 1~\mu\text{F},~C_{\text{bypass}} = 1~\mu\text{F}$ 





f - Frequency - Hz Figure 6.

10k 20k

G001

**TOTAL HARMONIC DISTORTION +** NOISE (SP)




Figure 7.

**TOTAL HARMONIC DISTORTION +** NOISE (SP) **FREQUENCY** 




Figure 8.

#### **TOTAL HARMONIC DISTORTION +** NOISE (HP)



100




Figure 9.

#### **TOTAL HARMONIC DISTORTION +** NOISE (HP)

**FREQUENCY** 




Figure 10.

NOISE (HP)

**TOTAL HARMONIC DISTORTION +** NOISE (HP)

## **FREQUENCY**





Figure 11.

## **TOTAL HARMONIC DISTORTION +** NOISE (HP) vs FREQUENCY



**TOTAL HARMONIC DISTORTION +** 




Figure 13.

# **TOTAL HARMONIC DISTORTION +** NOISE (HP) **FREQUENCY**

10


0.1

0.01

20

L - N+QHL 0.001

Total Harmonic Distortion + Noise



100 10k 20k f - Frequency - Hz

Figure 14.

SE Mode



# TYPICAL CHARACTERISTIC GRAPHS (continued)

**TOTAL HARMONIC DISTORTION +** NOISE (SP)

 $C_{\text{I}} = 1~\mu\text{F},~C_{\text{bypass}} = 1~\mu\text{F}$ 




Figure 15.

# vs OUTPUT POWER 100 Total Gain = 6 dB THD+N - Total Harmonic Distortion + Noise $R_{L} = 8 \Omega + 33 \mu H$ Stereo Single-Ended 10 $V_{DD} = 3 V$ $V_{DD} = 2.5 \text{ V}$

0.01

0.001


0.01

P<sub>O</sub> - Output Power - W Figure 16.

0.1

10


G011



**TOTAL HARMONIC DISTORTION +** 

Figure 17.

# **TOTAL HARMONIC DISTORTION +** NOISE (HP)






Figure 18.

#### **TOTAL HARMONIC DISTORTION +** NOISE (HP)

**OUTPUT POWER** 




Figure 19.

TOTAL HARMONIC DISTORTION + NOISE (HP)






Figure 20.

#### SUPPLY RIPPLE REJECTION RATIO (SP)

**FREQUENCY** 




Figure 21.

#### SUPPLY RIPPLE REJECTION RATIO (SP)

**FREQUENCY** 




Figure 22.

#### **SUPPLY RIPPLE REJECTION RATIO** (HP)

**FREQUENCY** 




Figure 23.



# TYPICAL CHARACTERISTIC GRAPHS (continued)

 $C_{\text{I}} = 1~\mu\text{F},~C_{\text{bypass}} = 1~\mu\text{F}$ 




Figure 24.




Figure 25.




Figure 26.

# TOTAL POWER DISSIPATION (HP) vs TOTAL OUTPUT POWER




Figure 27.

# TOTAL POWER DISSIPATION (HP) vs TOTAL OUTPUT POWER




Figure 28.

OUTPUT POWER PER CHANNEL (SP)

VS

SUPPLY VOLTAGE




Figure 29.

# **OUTPUT POWER PER CHANNEL (HP)**




Figure 30.

# OUTPUT POWER PER CHANNEL (HP) vs SUPPLY VOLTAGE




Figure 31.

# COMMON-MODE REJECTION RATIO (SP)




Figure 32.



# TYPICAL CHARACTERISTIC GRAPHS (continued)

 $C_I = 1 \mu F$ ,  $C_{bypass} = 1 \mu F$ 




Figure 37.


Figure 36.

Figure 38.



# **TYPICAL CHARACTERISTIC GRAPHS (continued)**

 $C_I = 1 \mu F$ ,  $C_{bypass} = 1 \mu F$ 



#### DETAILED DESCRIPTION

#### GENERAL I<sup>2</sup>C OPERATION

The I<sup>2</sup>C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a system. The bus transfers data serially one bit at a time. The address and data 8-bit bytes are transferred most significant bit (MSB) first. In addition, each byte transferred on the bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data terminal (SDA) while the clock is at logic high to indicate start and stop conditions. A high-to-low transition on SDA indicates a start and a low-to-high transition indicates a stop. Normal data-bit transitions bust occur within the low time of the clock period. Figure 43 shows a typical sequence. The master generates the 7-bit slave address and the read/write (R/W) bit to open communication with another device and then waits for an acknowledge condition. The TPA2054D4 holds SDA low during the acknowledge clock period to indicate acknowledgment. When this occurs, the master transmits the next byte of the sequence. Each device is addressed by a unique 7-bit slave address plus R/W bit (1 byte). All compatible devices share the same signals via a bidirectional bus using a wired-AND connection.

An external pull-up resistor must be used for the SDA and SCL signals to set the logic high level for the bus.




Figure 43. Typical I<sup>2</sup>C Sequence

There is no limit on the number of bytes that can be transmitted between start and stop conditions. When the last word transfers, the master generates a stop condition to release the bus. Figure 43 shows a generic data transfer sequence.

#### SINGLE AND MULTI-BYTE TRANSFERS

The serial control interface supports both single-byte and multi-byte read/write operations for all registers. During multi-byte reads, the TPA2054D4 responds with data, one byte at a time, starting at the register assigned provided the master devices continue to acknowledge.

The TPA2054D4 supports sequential I<sup>2</sup>C addressing. For write transactions, if a register is issued followed by data for that register and all the remaining registers that follow, a sequential I<sup>2</sup>C write transaction has occurred. For I<sup>2</sup>C sequential write transactions, the register issued then serves as the starting point and the amount of data subsequently transmitted, before a stop or start is transmitted, determines how many registers are written to.

Copyright © 2009, Texas Instruments Incorporated



#### SINGLE-BYTE WRITE

As shown in Figure 44, a single-byte data write transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read/write bit. The read/write bit determines the direction of the data transfer. For a write data transfer, the read/write bit must be set to 0. After receiving the correct I<sup>2</sup>C device address and the read/write bit, the TPA2054D4 responds with an acknowledge bit. Next, the master transmits the register byte corresponding to the TPA2054D4 internal memory address being accessed. After receiving the register byte, the TPA2054D4 again responds with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data write transfer.




Figure 44. Single-Byte Write Transfer

#### MULTI-BYTE WRITE AND INCREMENTAL MULTI-BYTE WRITER

A multiple-byte data write transfer is identical to a single-byte data write transfer with the exception that multiple data bytes are transmitted by the master device to the TPA2054D4 as shown in Figure 45. After receiving each data byte, the TPA2054D4 responds with an acknowledge bit.




Figure 45. Multiple-Byte Write Transfer

#### SINGLE-BYTE READ

As shown in Figure 46, a single-byte data read transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read/write bit. For the data read transfer, both a write followed by a read are actually done. Initially, a write is done to transfer the address byte of the internal memory address to be read. As a result, the read/write bit is set to a 0.

After receiving the TPA2054D4 address and the read/write bit, the TPA2054D4 responds with an acknowledge bit. The master then sends the internal memory address byte, after which the TPA2054D4 issues an acknowledge bit. The master device transmits another start condition followed by the TPA2054D4 address and the read/write bit again. This time, the read/write bit is set to 1, indicating a read transfer. Next, the TPA2054D4 transmits the data byte from the memory address being read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the single-byte data read transfer.




Figure 46. Single-Byte Read Transfer

#### **MULTI-BYTE READY**

A multiple-byte data read transfer is identical to a single-byte read transfer except that multiple data bytes are transmitted by the TPA2054D4 to the master device as shown in Figure 47. With the exception of the last data byte, the master device responds with an acknowledge bit after receiving each data byte.




Figure 47. Multi-Byte Read Transfer

#### **REGISTER MAPS**

REGISTER	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
1	Reserved	Reserved	Reserved	PAL_Fault	PAR_Fault	HPL_Fault	HPR_Fault	Thermal
2	Reserved	Reserved	Reserved	SWS	HPL_Enable	HPR_Enable	PA_Enable	Reserved
3	LIM_Lock	Reserved	Reserved	Reserved	Reserved	Mode[2]	Mode[1]	Mode[0]
4	Reserved	Reserved	Reserved	Mon_Vol[4]	Mon_Vol[3]	Mon_Vol[2]	Mon_Vol[1]	Mon_Vol[0]
5	Reserved	Reserved	Reserved	ST1_Vol[4]	ST1_Vol[3]	ST1_Vol[2]	ST1_Vol[1]	ST1_Vol[0]
6	Reserved	Reserved	Reserved	ST2_Vol[4]	ST2_Vol[3]	ST2_Vol[2]	ST2_Vol[1]	ST2_Vol[0]
7	Reserved	Reserved	Reserved	HP_Vout[2]	HP_Vout[1]	HP_Vout[0]	HP_Gain[1]	HP_Gain[0]

The TPA2054D4  $I^2C$  address is 0xE0 (binary 11100000) for writing and 0xE1 (binary 11100001) for reading. Refer to the General  $I^2C$  Operation section for more details.

Bits labeled *Reserved* are reserved for future enhancements. They may not be written to as it may change the function of the device. If read, these bits may assume any value.

Any register above address 0x07 is reserved for testing and should not be written to because it may change the function of the device. If read, these bits may assume any value.

#### Fault Register (Address: 1)

BIT	7	6	5	4	3	2	1	0
Function	Reserved	Reserved	Reserved	PAL_Fault	PAR_Fault	HPL_Fault	HPR_Fault	Thermal
Reset Value	0	0	0	0	0	0	0	0

Reserved	These bits are reserved for future enhancements. They will not change state if programmed. If read these bits may assume any value.
PAL_Fault	Logic high indicates an over-current event has occurred on the Class-D left channel output. This bit is clear-on-write. Only logic low can be written to this bit.
PAR_Fault	Logic high indicates an over-current event has occurred on the Class-D right channel output. This bit is clear-on-write. Only logic low can be written to this bit.
HPL_Fault	Logic high indicates an over-current event has occurred on the headphone left channel output. This bit is clear-on-write. Only logic low can be written to this bit.
HPR_Fault	Logic high indicates an over-current event has occurred on the headphone right channel output. This bit is clear-on-write. Only logic low can be written to this bit.
Thermal	Logic high indicates thermal shutdown activated. Bit automatically clears when the thermal condition lowers past the hysteresis threshold.

Copyright © 2009, Texas Instruments Incorporated



#### Power Management Register (Address: 2)

BIT	7	6	5	4	3	2	1	0
Function	Reserved	Reserved	Reserved	SWS	HPL_Enable	HPR_Enable	PA_Enable	Reserved
Reset Value	0	0	0	1	0	0	0	0

Reserved These bits are reserved for future enhancements. They will not change state if programmed. If

read these bits may assume any value.

SWS Software shutdown. Set to logic high to deactivate the TPA2054D4. Logic low reactivates the

charge pump and input amplifiers; enable headphone and Class-D amplifiers using HPL\_Enable,

HPR\_Enable, and PA\_Enable. Default on turn-on is SWS logic high.

HPL\_Enable Headphone left channel enable. Set to logic low to deactivate left channel.

HPR\_Enable Headphone right channel enable. Set to logic low to deactivate right channel.

PA\_Enable Class-D power amplifier enable. Set to logic low to deactivate both left and right Class-D power

amplifiers.

#### **Mux Output Control Register (Address: 3)**

BIT	7	6	5	4	3	2	1	0
Function	LIM_Lock	Reserved	Reserved	Reserved	Reserved	Mode[2]	Mode1]	Mode[0]
Reset Value	0	0	0	0	0	0	0	1

Reserved These bits are reserved for future enhancements. They will not change state if programmed. If

read these bits may assume any value.

LIM\_Lock Limiter change lockout. Set bit to logic high to prevent any changes to the HP\_Vout[2:0] and

LIM\_Lock bits. The LIM\_Lock bit can only be returned to 0 by applying logic low to the RESET

pin or powering down VDD.

Mode[2:0] Sets mux output mode. Refer to Modes of Operation section for details. Default mode is 001

(Stereo 1 Input mode) on power-up.

#### Mono Input Volume Control Register (Address: 4)

BIT	7	6	5	4	3	2	1	0
Function	Reserved	Reserved	Reserved	Mon_Vol[4]	Mon_Vol[3]	Mon_Vol[2]	Mon_Vol[1]	Mon_Vol[0]
Reset Value	0	0	0	1	0	0	1	1

Reserved These bits are reserved for future enhancements. They will not change state if programmed. If read these bits may assume any value.

Mon\_Vol[4:0] Five-bit volume control for Mono Input. 11111 sets device to its highest gain (+24 dB); 00000 sets device to its lowest gain (–66 dB). Default setting on power-up is 10011 (+7 dB).

#### Stereo Input 1 Volume Control Register (Address: 5)

BIT	7	6	5	4	3	2	1	0
Function	Reserved	Reserved	Reserved	ST1_Vol[4]	ST1_Vol[3]	ST1_Vol[2]	ST1_Vol[1]	ST1_Vol[0]
Reset Value	0	0	0	1	0	0	0	0

Reserved These bits are reserved for future enhancements. They will not change state if programmed. If read these bits may assume any value.

ST1\_Vol[4:0] Five-bit volume control for Stereo Input 1 in single-ended input mode and stereo input pair in differential input mode. 11111 sets device to its highest gain (+24 dB); 00000 sets device to its lowest gain (–66 dB). Default setting on power-up is 10000 (+0 dB).



#### Stereo Input 2 Volume Control Register (Address: 6)

BIT	7	6	5	4	3	2	1	0
Function	Reserved	Reserved	Reserved	ST2_Vol[4]	ST2_Vol[3]	ST2_Vol[2]	ST2_Vol[1]	ST2_Vol[0]
Reset Value	0	0	0	1	0	0	0	0

Reserved These bits are reserved for future enhancements. They will not change state if programmed. If read these bits may assume any value.

ST2\_Vol[4:0] Five-bit volume control for Stereo Input 2. 11111 sets device to its highest gain (+24 dB); 00000 sets device to its lowest gain (–66 dB). Default setting on power-up is 10000 (+0 dB).

#### **Headphone Output Control Register (Address: 7)**

BIT	7	6	5	4	3	2	1	0
Function	Reserved	Reserved	Reserved	HP_Vout[2]	HP_Vout[1]	HP_Vout[0]	HP_Gain[1]	HP_Gain[0]
Reset Value	0	0	0	0	0	0	0	0

Reserved These bits are reserved for future enhancements. They will not change state if programmed.

If read these bits may assume any value.

HP\_Vout[2:0] Headphone output voltage limiter. Sets the maximum output voltage / power to the

headphones.

HP\_Gain[1:0] Headphone gain select. Sets the gain of the headphone output amplifiers.

#### **MODES OF OPERATION**

The TPA2054D4 has several operating modes for single-ended and differential inputs. Stereo 1 refers to the LIN 1 and RIN 1 input pair; Stereo 2 refers to the LIN 2 and RIN 2 input pair.

#### **Mux Output Mode**

The input mux selects which device input is directed to both the Class-D and headphone amplifiers. Mux summing and output are after the channel volume controls, as shown in the Simplified Functional Diagram. Program the mux mode using the Mode[2:0] bits in Mux Output Control (Register 3, Bits 0–2). Select the appropriate mode according to the table below.

MODE		MUX	OUTPUT	
BYTE: MODE[2:0]	MUX MODE	LEFT	RIGHT	MUX OUTPUT DESCRIPTION
000	Mono Input	Mono+ - Mono-	Mono+ - Mono-	Differential mono input
001	Stereo 1 Input	LIN_1	RIN_1	LIN_1 and RIN_1 stereo single-ended input
010	Stereo 2 Input	LIN_2	RIN_2	LIN_2 and RIN_2 stereo single-ended input
011	Stereo Differential	LIN_1-RIN_1	LIN_2-RIN_2	LIN_1 and RIN_1 compose the left channel; LIN_2 and RIN_2 compose the right channel
100	Stereo Differential (mono-mode)	(LIN_1-RIN_1) + (LIN_2-RIN_2)	(LIN_1-RIN_1) + (LIN_2-RIN_2)	Left and right differential inputs summed and directed to left and right mux output
101	Stereo 1 (mono-mode)	LIN_1 + RIN_1	LIN_1 + RIN_1	LIN_1 + RIN_1 distributed to both left and right inputs of the headphone and Class-D amplifiers
110	Stereo 2 (mono-mode)	LIN_2 + RIN_2	LIN_2 + RIN_2	LIN_2 + RIN_2 distributed to both left and right inputs of the headphone and Class-D amplifiers
111	Mute	Mute	Mute	All inputs muted; no audio available at mux output

# **Differential Input Mode**

The LIN\_1 and RIN\_1 input pair and the LIN\_2 and RIN\_2 input pair are configurable as either single-ended or differential inputs. Differential transmission between an audio source and the TPA2054D4 input improves system noise rejection when compared to single-ended transmission.

In differential input modes, connect the Left+ and Left- source signal to LIN\_1 and RIN\_1, respectively; connect Right+ and Right- to LIN\_2 and RIN\_2, respectively. Single-ended input modes allow selection between two stereo sources. Differential input modes allow connection to only one stereo source.

# START-UP SEQUENCING AND SHUTDOWN CONTROL

For correct start up with no turn-on pop, apply PVDD and VDDHP before applying DVDD while keeping RESET at logic low. Once DVDD has settled to a minimum of 1.7 V, set RESET to logic high to complete the start-up sequence. The TPA2054D4 starts up in soft shutdown mode with the SWS bit (Register 2, Bit 4) at logic high.

The stereo Class-D power amplifiers, left headphone amplifier, and right headphone amplifier each have their own enable bits within the Power Management byte (Register 2, Bits 3–1). Set the corresponding bit to logic high to enable these amplifiers. Disabling an amplifier mutes its output and reduces supply current. Set SWS to logic high to deactivate all sections except the I2C interface, reducing total supply current to 2  $\mu$ A, max.

Set RESET to logic low to deactivate all sections including the I<sup>2</sup>C interface. The I<sup>2</sup>C registers cannot be programmed while RESET remains at logic low. Refer to the Headphone Output Limiter Lockout section for more details on using RESET.

All register contents are maintained provided the supply voltage is not powered down and RESET remains at logic high. On deactivation of DVDD or PVDD, or on RESET set to logic low, all information programmed into the registers by the user is lost, returning to their default state once power is reapplied.

# **Class-D Output Amplifiers**

To enable both Class-D power amplifiers, set the PA\_Enable bit (Register 2, Bit 1) to logic high. The left and right channel Class-D outputs cannot be separately activated. Total Class-D section typical current is 7 mA when active and less than 1 uA when deactivated.

All Class-D outputs have short-circuit current protection and thermal overload protection. The PAL\_Fault and PAR Fault bits (Register 1, Bits 4 and 3) indicate an over-current event on the left and right Class-D channel outputs. These bits are clear-on-write; only logic low can be written.

The Thermal bit (Register 1, Bit 1) goes to logic high if a thermal shutdown event occurs. It returns to logic low once the device temperature returns below 150°C.

# **DirectPath Headphone Amplifier**

Set the HPL\_Enable bit (Register 2, Bit 3) to logic high to enable the headphone left output and the HPR\_Enable bit (Register 2, Bit 2) to logic high to enable the headphone right output. The headphone amplifier draws 10 mA of typical supply current with both left and right outputs active and less than 1 µA when deactivated.

The HPL Fault and HPR Fault bits (Register 1, Bits 2 and 1) indicate an over-current event on the left and right headphone outputs. These bits are clear-on-write; only logic low can be written.

#### **HEADPHONE OUTPUT LIMITER LOCKOUT**

Setting the LIM\_Lock bit (Register 3, Bit 7) to logic high prevents any register changes to the HP\_Vout byte (Register 7, Bits 4-2) and the LIM Lock bit itself. The LIM Lock bit will remain locked at logic high until the power supply is deactivated or logic low is applied to the RESET pin. All volume control, mux modes and shutdown registers remain writable regardless of LIM Lock status.

#### MAXIMUM HEADPHONE POWER REGULATOR

The HP Vout byte (Register 7, Bits 4-2) sets the maximum output voltage from the headphone amplifiers. This is useful for limiting the maximum output power to the headphones. The HP Vout byte sets the internally regulated supply voltage to the headphone amplifiers according to the table below. The table also shows the equivalent 10% THD output into  $16\Omega$  and  $32\Omega$  loads.

MAX HEADPHONE OUTPUT BYTE: HP_VOUT[2:0]	V <sub>OUT,MAX</sub>	P <sub>OUT,MAX</sub> INTO 16Ω (10% THD)	P <sub>OUT,MAX</sub> INTO 32Ω (10% THD)
000	±VDDHP <sup>(1)</sup>	130 mW (at VDDHP = 3.6 V)	65 mW (at VDDHP = 3.6 V)
001	±1.13 V	40 mW	20 mW
010	±0.54 V	9 mW	4.5 mW
011	±0.38 V	4.5 mW	2.3 mW
100	±0.315 V	3.1 mW	1.6 mW
101	±0.253 V	2.0 mW	1.0 mW
110	±0.227 V	1.6 mW	0.8 mW
111	±0.196 V	1.2 mW	0.6 mW

<sup>(1)</sup> With no load. Maximum output voltage decreases as load resistance decreases.

#### **HEADPHONE GAIN VALUES**

Copyright © 2009, Texas Instruments Incorporated

For the DirectPath headphone amplifier, left and right output channels

HEADPHONE GAIN REGISTER BYTE: HP_GAIN[1:0]	NOMINAL GAIN
00	+6 dB
01	0 dB
10	−6 dB
11	−14 dB

#### INPUT VOLUME CONTROL

The TPA2054D4 has three independent volume controls: one for the Mono differential input, one for the STEREO1 input pair (LIN\_1 and RIN\_1), and one for the STEREO2 input pair (LIN\_2 and RIN\_2). Each has 5-bit (32-step) resolution and are audio tapered; gain step changes are smaller at higher gain settings. The volume control range is -66 dB to +24 dB.

Total input-to-output gain is input gain plus the headphone or Class-D amplifier gain. The Class-D amplifier gain is fixed at +6 dB. The headphone gain is programmable at +6 dB (default), 0 dB, -6 dB, and -14 dB. Headphone gain is set via the I2C interface.

The Mono Input volume control byte is located at Register 4, Bits 4 – 0. The Stereo Input 1 volume control byte is located at Register 5, Bits 4–0. The Stereo Input 2 volume control byte is at Register 6, Bits 4–0. Gain matching between the left and right channels for STEREO1 and STEREO2 is within 0.1 dB. In differential input mode, the Stereo Input 1 byte (Register 5) controls left and right channel gain.

The input impedance to the TPA2054D4 decreases as channel gain increases. See the Operating Characteristics section for specifications. Values listed in Audio Taper Gain Values table are nominal values.

#### **AUDIO TAPER GAIN VALUES**

For input channel volume controls

VOLUME CONTROL REGISTER BYTE: VOL[4:0]	NOMINAL GAIN	VOLUME CONTROL REGISTER BYTE: VOL[4:0]	NOMINAL GAIN	
00000	−66 dB	10000	0 dB	
00001	–56 dB	10001	+3 dB	
00010	–48 dB	10010	+5 dB	
00011	–44 dB	10011	+7 dB	
00100	–40 dB	10100	+9 dB	
00101	−36 dB	10101	+11 dB	
00110	−32 dB	10110	+13 dB	
00111	–28 dB	10111	+15 dB	
01000	–24 dB	11000	+17 dB	
01001	–21 dB	11001	+18 dB	
01010	–18 dB	11010	+19 dB	
01011	−15 dB	11011	+20 dB	
01100	−12 dB	11100	+21 dB	
01101	−9 dB	11101	+22 dB	
01110	−6 dB	11110	+23 dB	
01111	−3 dB	11111	+24 dB	

20

#### DECOUPLING CAPACITOR, Cs

The TPA2054D4 is a high-performance Class-D audio amplifier that requires adequate power supply decoupling to ensure the efficiency is high and total harmonic distortion (THD) is low. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) 1- $\mu$ F ceramic capacitor (typically) placed as close as possible to the device PVDD (L, R) lead works best. Placing this decoupling capacitor close to the TPA2054D4 is important for the efficiency of the Class-D amplifier, because any resistance or inductance in the trace between the device and the capacitor can cause a loss in efficiency. For filtering lower-frequency noise signals, a 4.7  $\mu$ F or greater capacitor placed near the audio power amplifier would also help, but it is not required in most applications because of the high PSRR of this device.

## INPUT CAPACITORS, CI

The input capacitors and input resistors form a high-pass filter with the corner frequency,  $f_C$ , determined in Equation 1.

$$f_{C} = \frac{1}{(2\pi \times R_{I} \times C_{I})} \tag{1}$$

The value of the input capacitor is important to consider as it directly affects the bass (low frequency) performance of the circuit. Speakers in wireless phones cannot usually respond well to low frequencies, so the corner frequency can be set to block low frequencies in this application. Not using input capacitors can increase output offset. Equation 2 is used to solve for the input coupling capacitance. If the corner frequency is within the audio band, the capacitors should have a tolerance of ±10% or better, because any mismatch in capacitance causes an impedance mismatch at the corner frequency and below.

$$C_{I} = \frac{1}{(2\pi \times R_{I} \times f_{C})}$$
(2)

#### **BOARD LAYOUT**

In making the pad size for the WCSP balls, it is recommended that the layout use non solder mask defined (NSMD) land. With this method, the solder mask opening is made larger than the desired land area, and the opening size is defined by the copper pad width. Figure 48 and Table 1 shows the appropriate diameters for a WCSP layout. The TPA2054D4 evaluation module (EVM) layout is shown in the next section as a layout example.

Copyright © 2009, Texas Instruments Incorporated






Figure 48. Land Pattern Dimensions

Table 1. Land Pattern Dimensions (1) (2) (3) (4)

SOLDER PAD DEFINITIONS	COPPER PAD	SOLDER MASK <sup>(5)</sup> OPENING	COPPER THICKNESS	STENCIL (6) (7) OPENING	STENCIL THICKNESS
Non solder mask defined (NSMD)	275 μm (+0.0, –25 μm)	375 μm (+0.0, –25 μm)	1 oz max (32 μm)	275 μm × 275 μm Sq. (rounded corners)	125 μm thick

- (1) Circuit traces from NSMD defined PWB lands should be 75 μm to 100 μm wide in the exposed area inside the solder mask opening. Wider trace widths reduce device stand off and impact reliability.
- (2) Best reliability results are achieved when the PWB laminate glass transition temperature is above the operating the range of the intended application.
- (3) Recommend solder paste is Type 3 or Type 4.
- (4) For a PWB using a Ni/Au surface finish, the gold thickness should be less 0.5 mm to avoid a reduction in thermal fatigue performance.
- (5) Solder mask thickness should be less than 20 μm on top of the copper circuit pattern
- (6) Best solder stencil performance is achieved using laser cut stencils with electro polishing. Use of chemically etched stencils results in inferior solder paste volume control.
- (7) Trace routing away from WCSP device should be balanced in X and Y directions to avoid unintentional component movement due to solder wetting forces.

#### **COMPONENT LOCATION**

Place all the external components very close to the TPA2054D4. Placing the decoupling capacitor,  $C_S$ , close to the TPA2054D4 is important for the efficiency of the Class-D amplifier. Any resistance or inductance in the trace between the device and the capacitor can cause a loss in efficiency.

#### TRACE WIDTH

Recommended trace width at the solder balls is 75  $\mu$ m to 100  $\mu$ m to prevent solder wicking onto wider PCB traces. For high current pins (PVDD (L, R), PGND, and audio output pins) of the TPA2054D4, use 100- $\mu$ m trace widths at the solder balls and at least 500- $\mu$ m PCB traces to ensure proper performance and output power for the device. For the remaining signals of the TPA2054D4, use 75- $\mu$ m to 100- $\mu$ m trace widths at the solder balls. The audio input pins (INR± and INL±) must run side-by-side to maximize common-mode noise cancellation.

#### **EFFICIENCY AND THERMAL INFORMATION**

The maximum ambient temperature depends on the heat-sinking ability of the PCB system. The derating factor for the packages are shown in the dissipation rating table. Converting this to  $\theta_{JA}$  for the WCSP package:

$$\theta_{\text{JA}} = \frac{1}{\text{Derating Factor}} = \frac{1}{0.009} = 111^{\circ}\text{C/W}$$
(3)

Given  $\theta_{JA}$  of 111°C/W, the maximum allowable junction temperature of 150°C, and the maximum internal dissipation of 0.12 W (0.06 W per channel) for 1.4 W per channel, 8- $\Omega$  load, 5-V supply, from Figure 25, the maximum ambient temperature can be calculated with the following equation:

$$T_A Max = T_J Max - \theta_{JA} P_{DMAX} = 150 - 111(0.12) = 137^{\circ}C$$
 (4)

Equation 4 shows that the calculated maximum ambient temperature is 137°C at maximum power dissipation with a 5-V supply and  $8-\Omega$  a load. The TPA2054D4 is designed with thermal protection that turns the device off when the junction temperature surpasses 150°C to prevent damage to the IC. Also, using speakers more resistive than  $8-\Omega$  dramatically increases the thermal performance by reducing the output current and increasing the efficiency of the amplifier.

# **OPERATION WITH DACS AND CODECS**

In using Class-D amplifiers with CODECs and DACs, sometimes there is an increase in the output noise floor from the audio amplifier. This occurs when mixing of the output frequencies of the CODEC/DAC mix with the switching frequencies of the audio amplifier input stage. The noise increase can be solved by placing a low-pass filter between the CODEC/DAC and audio amplifier. This filters off the high frequencies that cause the problem and allow proper performance. See the functional block diagram.

#### FILTER FREE OPERATION AND FERRITE BEAD FILTERS

A ferrite bead filter can often be used if the design is failing radiated emissions without an LC filter and the frequency sensitive circuit is greater than 1 MHz. This filter functions well for circuits that just have to pass FCC and CE because FCC and CE only test radiated emissions greater than 30 MHz. When choosing a ferrite bead, choose one with high impedance at high frequencies, and low impedance at low frequencies. In addition, select a ferrite bead with adequate current rating to prevent distortion of the output signal.

Use an LC output filter if there are low frequency (< 1 MHz) EMI sensitive circuits and/or there are long leads from amplifier to speaker. Figure 49 shows typical ferrite bead and LC output filters.




Figure 49. Typical Ferrite Bead Filter (Chip bead example: TDK: MPZ1608S221A)

Copyright © 2009, Texas Instruments Incorporated

#### PACKAGE OPTION ADDENDUM

www.ti.com 5-May-2009

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins F	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPA2054D4YZKR	ACTIVE	DSBGA	YZK	25	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
TPA2054D4YZKT	ACTIVE	DSBGA	YZK	25	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 4-May-2009

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA2054D4YZKT	DSBGA	YZK	25	250	178.0	8.4	2.75	2.75	0.81	4.0	8.0	Q1

www.ti.com 4-May-2009




#### \*All dimensions are nominal

Devic	е	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA2054D	4YZKT	DSBGA	YZK	25	250	217.0	193.0	35.0

# YZK (S-XBGA-N25)

# DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.
- Devices in YZK package can have dimension D ranging from 2.44 to 3.15 mm and dimension E ranging from 2.44 to 3.15 mm.

  To determine the exact package size of a particular device, refer to the device datasheet or contact a local TI representative.
- E. Reference Product Data Sheet for array population. 5 x 5 matrix pattern is shown for illustration only.
- F. This package contains lead—free balls. Refer to YEK (Drawing #4204185) for tin—lead (SnPb) balls.

NanoFree is a trademark of Texas Instruments.



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 19-Jun-2024

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA2054D4YZKR	DSBGA	YZK	25	3000	180.0	8.4	2.75	2.75	0.81	4.0	8.0	Q1
TPA2054D4YZKT	DSBGA	YZK	25	250	180.0	8.4	2.75	2.75	0.81	4.0	8.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 19-Jun-2024



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA2054D4YZKR	DSBGA	YZK	25	3000	182.0	182.0	20.0
TPA2054D4YZKT	DSBGA	YZK	25	250	182.0	182.0	20.0

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated