









TPS1HC30-Q1

JAJSN87A - JULY 2022 - REVISED DECEMBER 2022

TPS1HC30-Q1 30mΩ、5A、シングル・チャネル車載用スマート・ハイサイド・ スイッチ

1 特長

Texas

INSTRUMENTS

- 包括的な診断機能を備えたシングル・チャネルの車載 用スマート・ハイサイド・パワー・スイッチ
 - オープン・ドレインのステータス出力
 - 電流センス・アナログ出力
- 広い動作電圧範囲:3V~28V
- 低いスタンバイ電流:85℃ で 2.5µA
- 動作時接合部温度範囲:-40~150℃
- 1.8V、3.3V、5V のロジック互換
- フォルト検出電圧スケーリングによる ADC 保護 •
- プログラマブル電流制限、3.5A で精度 ±15%
- 高精度の電流センス:1A で ±6%
- 保護
 - 過負荷および短絡保護
 - 誘導性負荷の負電圧クランプ
 - 低電圧誤動作防止 (UVLO) 保護
 - 自己回復可能なサーマル・シャットダウンおよびス イング
 - GND および電源喪失時の保護
 - 逆極性バッテリ保護
- 診断機能
 - オンおよびオフ状態の出力の負荷開放とバッテリ 短絡の検出
 - 過負荷およびグランドへの短絡の検出
 - サーマル・シャットダウンおよびスイング検出
- 認定:
 - 車載アプリケーション用に AEC-Q100 認定済み:
 - 温度グレード 1:-40℃~+125℃、T_A
 - - 電気過渡的外乱への耐性に関する ISO7637-2 お
 よび ISO16750-2 認証
- 熱特性強化型 14 ピン PWP パッケージ

2 アプリケーション

- 車載ディスプレイ・モジュール
- ADAS モジュール
- コンフォート・シート・モジュール
- HVAC (エアコン) 制御モジュール
- ボディ・コントロール・モジュール

3 概要

TPS1HC30-Q1 デバイスは各種の保護機能を搭載したハ イサイド・パワー・スイッチで、NMOS パワー FET とチャー ジ・ポンプを内蔵しており、各種負荷をインテリジェントに 制御することを目標にしています。高精度の電流センスと プログラマブル電流制限機能により、このデバイスを市場 で差別化できます。

入力ピンのロジック HIGH スレッショルド (V_{IH}) が 1.5V と 低いため、最低 1.8V の MCU を使用できます。 電流検出 精度が高いため、追加キャリブレーションなしでもより効果 的なリアルタイム監視とより正確な診断が可能です。外部 の高精度電流制限機能により、アプリケーションごとに電 流制限値を設定できます。本デバイスは、スタートアップま たは短絡状態時に突入電流を効果的にクランプすること で、システムの信頼性を大きく向上させます。TPS1HC30-Q1 デバイスは、省電力電球、LED、リレー、ソレノイド、ヒ ーターなど、幅広い種類の抵抗性、誘導性、容量性負荷 のためのハイサイド・パワー・スイッチとして使用できます。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)		
TPS1HC30-Q1	PWP (HTSSOP、14)	4.40mm × 5.00mm		

(1) 利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。



英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 🐼 www.ti.com で閲覧でき、その内容が常に優先されます。 TI では翻訳の正確性および妥当性につきましては一切保証いたしません。 実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。

TPS1HC30-Q1 JAJSN87A – JULY 2022 – REVISED DECEMBER 2022





機能ブロック図

Table of Contents

1 特長	1
2 アプリケーション	1
3 概要	1
4 Revision History	3
5 Pin Configuration and Functions	4
6 Specifications	5
6.1 Absolute Maximum Ratings	5
6.2 ESD Ratings	5
6.3 推奨動作条件	5
6.4 Thermal Information	6
6.5 Electrical Characteristics	6
6.6 SNS Timing Characteristics	9
6.7 Switching Characteristics	9
6.8 Typical Characteristics	11
7 Parameter Measurement Information	
8 Detailed Description	18
8.1 Overview	

8.2 Functional Block Diagram	19
8.3 Feature Description.	19
8.4 Device Functional Modes	<mark>38</mark>
9 Application and Implementation	40
9.1 Application Information	40
9.2 Typical Application	40
9.3 Power Supply Recommendations	44
9.4 Layout	45
10 Device and Documentation Support	47
10.1 Documentation Support	47
10.2ドキュメントの更新通知を受け取る方法	47
10.3 サポート・リソース	
10.4 Trademarks	
10.5 静電気放電に関する注意事項	47
10.6 用語集	47
11 Mechanical, Packaging, and Orderable	
Information	

4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

CI	hanges from Revision * (July 2022) to Revision A (December 2022)	Page
•	デバイス・ステータスを「事前情報」から「量産データ」に変更	1

5 Pin Configuration and Functions

PIN		TVDE	DESCRIPTION			
NO.	NAME		DESCRIPTION			
1	GND	Power	Ground of device. Connect to resistor-diode ground network to have reverse battery protection.			
2	EN	I	Input control for channel activation, internal pulldown			
3	3 DIAG_EN I Enable-disable pin for diagnostics, internal p		Enable-disable pin for diagnostics, internal pulldown			
4	4 FAULT		Open-drain global fault output. Referred to FAULT, FLT, or fault pin.			
5	LATCH	I	Thermal shutdown behavior, latch-off or auto-retry, internal pulldown			
6	SNS	0	Output corresponding sense value based on sense ratio			
7	ILIM	0	Adjustable current limit. Short to ground or leave floating if external current limit is not used.			
8, 11, 14	NC	N/A	No internal connection			
9, 10 VOUT		Power	Output of high-side switch, connected to load			
12, 13	VBB	Power	Power supply			
Thermal Pad	Pad	—	Thermal Pad, internally shorted to ground			

表 5-1. Pin Functions

Recommended Connection for Unused Pins

The TPS1HC30-Q1 is designed to provide an enhanced set of diagnostic and protection features. However, if the system design only allows for a limited number of I/O connections, some pins can be considered as optional.

PIN NAME	CONNECTION IF NOT USED	IMPACT IF NOT USED
SNS	Ground through $1-k\Omega$ resistor	Analog sense is not available.
LATCH	Float or ground through R _{PROT} resistor	With LATCH unused, the device auto-retries after a fault. If latched behavior is desired, but the system describes limited I/O, it is possible to use one microcontroller output to control the latch function of several high side channels.
ILIM	Float	If the ILIM pin is left floating, the device is set to the default internal current- limit threshold. This impact is considered a fault state for the device.
DIA_EN	Float or ground through R _{PROT} resistor	With DIA_EN unused, the analog sense, open-load, and short-to-battery diagnostics are not available.

表	5-2.	Connections	For O	ptional	Pins
---	------	-------------	-------	---------	------

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Maximum continuous supply voltage, V _{BB}			28	V
Load dump voltage, V _{LD}	ISO16750-2:2010(E)		35	V
Reverse Polarity Voltage	Maximum duration of 3 minutes and with the application circuit	-18		V
Enable pin current, I _{EN}	Enable pin current, I _{EN}	-1	20	mA
Enable pin voltage, V _{EN}		-1	7	V
Diagnostic Enable pin current, I _{DIA_EN}			20	mA
Diagnostic Enable pin voltage, V _{DIA_EN}			7	V
Sense pin current, I _{SNS}			10	mA
Sense pin voltage, V _{SNS}			5.5	V
Latch pin current, I _{LATCH}		-1	10	mA
Latch pin voltage, V _{LATCH}		-1	7	V
FLT pin current, I _{FLT}			10	mA
FLT pin voltage, V _{FLT}		-0.3	7	V
Reverse ground current, I _{GND}	V _{BB} < 0 V		-50	mA
Storage temperature, T _{stg}		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

					VALUE	UNIT
			Human-body model (HBM), per AEC Q100-002	All pins except VS and VOUT	±2000	
	V _(ESD) Electrostatic discharge ⁽¹⁾	Classification Level 2 ⁽²⁾	VS and VOUT	±4000	V	
		Charged-device model (CDM), per AEC Q100-011 Classification Level C5	All pins	±750	-	

(1) All ESD strikes are with reference from the pin mentioned to GND

(2) AEC-Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specifications.

6.3 推奨動作条件

自由気流での動作温度範囲内(特に記述のない限り)(1)

		最小値	最大値	単位
V _{VBB_NOM}	公称電源電圧 (1)	3.5	18	V
V _{VBB_EXT}	拡大電源電圧 ⁽²⁾	2.6	28	V
V _{VBB_SC}	電源電圧への短絡対応能力		28	V
V _{EN}	イネーブル電圧	-1	5.5	V
V _{DIA_EN}	診断イネーブル電圧	-1	5.5	V
V _{LATCH}	ラッチ電圧	-1	5.5	V
V _{SNS}	センス電圧	-1	7	V
T _A	自由気流での動作温度	-40	125	C°

(1) すべての動作電圧条件は、デバイスの GND を基準として測定されています。

(2) デバイスは拡大動作範囲内で機能しますが、一部のタイミング・パラメータ値は適用されない場合があります。各部に使用する電圧については、 対応のセクションを参照してください。さらに、詳細な説明については、『セクション 9.3』を参照してください。

6.4 Thermal Information

		TPS1HC30-Q1		
	THERMAL METRIC ⁽¹⁾ ⁽²⁾	PWP (HTSSOP)	UNIT	
		14 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	44.2	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	33.8	°C/W	
R _{θJB}	Junction-to-board thermal resistance	19.2	°C/W	
ΨJT	Junction-to-top characterization parameter	1.4	°C/W	
Ψјв	Junction-to-board characterization parameter	19.2	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	5.0	°C/W	

(1) For more information about traditional and new thermal metrics, see the SPRA953 application report.

(2) The thermal parameters are based on a 4-layer PCB according to the JESD51-5 and JESD51-7 standards.

6.5 Electrical Characteristics

 V_{BB} = 6 V to 28 V, T_A = -40°C to 125°C (unless otherwise noted); Typical application is 13.5 V, 10 Ω , RILIM=Open (unless otherwise specified)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT		
INPUT VOLTAGE AND CURRENT									
V	VDS clamp voltage		T _J =25°C	35		43	V		
V Clamp	VDS clamp voltage		$T_J = -40^{\circ}C$ to $150^{\circ}C$	33		45	V		
V _{UVLOR}	V _{BB} undervoltage lockout rising	Measured with respect to	the GND nin of the device	3.0	3.5	4.0	V		
V _{UVLOF}	V _{BB} undervoltage lockout falling	incastred with respect to		2.4	2.6	3.0	V		
	Standby current (total		$T_J = 25^{\circ}C$			0.3	μA		
I _{SB}	device leakage including	$V_{BB} \le 18 \text{ V}, V_{EN} =$ $V_{DIA} = 0 \text{ V}, V_{OUT} = 0 \text{ V}$	T _J = 85°C			2.5	μA		
	MOSFET channel)		T _J = 125°C			9	μA		
	Output leakage current	V _{BB} ≤ 18 V, V _{EN} =	$T_J = 25^{\circ}C$		0.01	0.3	μA		
OUI (standby)	Output leakage current	$V_{\text{DIA}_{\text{EN}}} = 0 \text{ V}, \text{ V}_{\text{OUT}} = 0 \text{ V}$	T _J = 85°C			2.5	μA		
I _{DIA}	Current consumption in diagnostic mode		$V_{BB} \le 18 \text{ V}, \text{ I}_{SNS} = 0 \text{ mA}$ $V_{EN} = 0 \text{ V}, \text{ V}_{DIA_{EN}} = 5 \text{ V}, \text{ V}_{OUT} = 0 \text{ V}$		1.3	3	mA		
IQ	Quiescent current channel enabled	$V_{BB} \le 28 \text{ V}$ $V_{EN} = V_{DIA_EN} = 5 \text{ V}, I_{OUTx}$	V _{BB} ≤ 28 V ′ _{EN} = V _{DIA EN} = 5 V, I _{OUTx} = 0 A		1.6	3	mA		
IL _{NOM}	Continuous load current	Channel enabled, T _{AMB} =	85°C		4.5		А		
t _{STBY}	Standby mode delay time	$V_{ENx} = V_{DIA}EN} = 0 V$ to st	andby		20		ms		
RON CHAR	ACTERISTICS								
	On-resistance	sistance $6 V \le V_{BB} \le 28 V$,	$T_J = 25^{\circ}C$		30		mΩ		
Rau	(Includes MOSFET	I _{OUT} = 1 A	T _J = 150°C			57	mΩ		
NON	channel and metallization	channel and metallization $3 V \le V_{BB} \le 6 V$,	$T_J = 25^{\circ}C$			57	mΩ		
		I _{OUT} =1 A	T _J = 150°C			75	mΩ		
Router	On-resistance during	-18 V < V < -6 V	$T_J = 25^{\circ}C$		30		mΩ		
ON(REV)	reverse polarity	-10 V = VBB = -0 V	T _J = 150°C			57	mΩ		
V _F	Source-to-drain body diode voltage	V _{EN} = 0 V I _{OUT} = -1 A		0.3	0.7	1	V		
CURRENT	SENSE CHARACTERISTIC	CS							
K_{SNS} Current sense ratio I_{OUT} / I_{SNS} $I_{OUT} = 1.5 \text{ A}$			1560						

6.5 Electrical Characteristics (continued)

 V_{BB} = 6 V to 28 V, T_A = -40°C to 125°C (unless otherwise noted); Typical application is 13.5 V, 10 Ω , RILIM=Open (unless otherwise specified)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
					3.8		mA
			I _{OUT} – 6 A	-3		3	%
			2 A		1.92		mA
			$I_{OUT} = 3 A$	_4		4	%
					0.96		mA
			$I_{OUT} = 1.5 \text{ A}$	-4		4	%
			1 – 750 m A		0.48		mA
			$I_{OUT} = 750 \text{ mA}$	-6		6	%
			L = 200 mA		0.192		mA
	Current sense current	V _{BB} > V _{BB ISNS} , V _{EN} =	1 _{OUT} – 300 MA	-10		10	%
ISNSI	and accuracy	$V_{DIA_{EN}} = 5 V$	1 – 150 m A		0.096		mA
			$I_{OUT} = 150 \text{ mA}$	-15		15	%
			1 – 75 m A		0.0481		mA
			$I_{OUT} = 75 \text{ mA}$	-25		25	%
			L = 20 m A		0.0192		mA
			$I_{OUT} = 30 \text{ mA}$	-40		40	%
			I _{OUT} = 15 mA		0.0096		mA
				-60		60	%
			7.5		0.0048		mA
			$I_{OUT} = 7.5 \text{ mA}$	-80		80	%
SNS CHAR	ACTERISTICS						
		V _{DIA_EN} = 5 V	4.2	5	5.77	V	
V _{SNSFH}	V _{SNS} fault high-level	V _{DIA_EN} = 3.3 V	3.3	3.5	3.75	V	
		V _{DIA_EN} = V _{IH}	2.8	3.15	3.5	V	
I _{SNSFH}	I _{SNS} fault high-level	V _{DIA_EN} > V _{IH,DIAG_EN}			6.6		mA
V _{BB_ISNS}	V _{BB} headroom needed for full current sense and fault functionality	V _{DIAG_EN} = 3.3 V		5.3			V
V _{BB_ISNS}	V _{BB} headroom needed for full current sense and fault functionality	V _{DIAG_EN} = 5 V		6.5			V
CURRENT		6					
I _{CL_LINPK}	Linear Mode peak	T _J = -40°C to 150°C dl/dt < 0.01 A/ms	R _{ILIM} = 7.15 kΩ to 71.5 kΩ			1.4 × I _{CL}	A
I _{CL_ENPS}	Peak current enabling into permanent short	$T_J = -40^{\circ}C$ to $150^{\circ}C$	R _{ILIM} = 7.15 kΩ to 71.5 kΩ			2 × I _{CL}	А
	OVCR Peak current		R _{ILIM} ≥ 35 kΩ			15	А
I _{OVCR}	applied while switch	T _J = -40°C to 150°C	15 kΩ ≤ R _{ILIM} < 35 kΩ			23	А
	enabled		R _{ILIM} < 15kΩ			33	А
I _{CL}			R _{ILIM} = GND	9.1	13	16.9	А
	I _{CL} Current Limit Threshold ⁽¹⁾	$T_J = -40$ °C to 150°C, VDS = 3 V	R _{ILIM} = open, or out of range		5		A
			R _{ILIM} = 7.15 kΩ	65.6	87.5	109.4	A * kΩ
K _{CL}	Current Limit Ratio ⁽¹⁾	I J = −40°C to 150°C, VDS = 3 V	R _{ILIM} = 25 kΩ	76.5	90	103.5	A * kΩ
			R _{ILIM} = 71.5 kΩ	69	95	115	A * kΩ

6.5 Electrical Characteristics (continued)

 V_{BB} = 6 V to 28 V, T_A = -40°C to 125°C (unless otherwise noted); Typical application is 13.5 V, 10 Ω , RILIM=Open (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
FAULT CHA	ARACTERISTICS					
R _{VOL}	Open-load (OL) detection internal pull-up resistor	V _{EN} = 0 V, V _{DIA_EN} = 5 V		150		kΩ
t _{OL}	Open-load (OL) detection deglitch time	V_{EN} = 0 V, V_{DIA_EN} = 5 V, When $V_{BB} - V_{OUT} < V_{OL}$, duration longer than t_{OL} . Openload detected.		400	1000	μs
V _{OL}	Open-load (OL) detection voltage	V _{EN} = 0 V, V _{DIA_EN} = 5 V			1.5	V
V _{FLT}	FLT low output voltage	I _{FLT} = 2.5 mA			0.5	V
t _{OL1}	OL and STB indication- time from EN falling			500	1000	μs
t _{OL2}	OL and STB indication- time from DIA_EN rising				1000	μs
T _{ABS}	Thermal shutdown			165		°C
T _{REL}	Relative thermal shutdown			85		°C
T _{HYS}	Thermal shutdown hysteresis			25		°C
t _{FAULT_FLT}	Fault indication-time	V _{DIA_EN} = 5 V Time between fault and FLT asserting			60	μs
t _{FAULT_SNS}	Fault indication-time	V _{DIA_EN} = 5 V Time between fault and I _{SNS} settling at V _{SNSFH}			60	μs
t _{RETRY}	Retry time	Time from fault shutdown until switch re-enable (thermal shutdown).	1	2	3	ms
EN PIN CH	ARACTERISTICS					
V _{IL, EN}	Input voltage low-level	No GND Network			0.8	V
V _{IH, EN}	Input voltage high-level	No GND Network	1.5			V
V _{IHYS, EN}	Input voltage hysteresis			280		mV
R _{EN}	Internal pulldown resistor		200	350	500	kΩ
I _{IL, EN}	Input current low-level	V _{EN} = 0.8 V		2.2		μA
I _{IH, EN}	Input current high-level	V _{EN} = 5 V		14		μA
DIA_EN PIN	CHARACTERISTICS				I	
VIL, DIA_EN	Input voltage low-level	No GND Network			0.8	V
VIH, DIA_EN	Input voltage high-level	No GND Network	1.5			V
V _{IHYS,} DIA_EN	Input voltage hysteresis			280		mV
R _{DIA_EN}	Internal pulldown resistor		100	250	500	kΩ
I _{IL, DIA_EN}	Input current low-level	V _{DIA_EN} = 0.8 V		2.2		μA
I _{IH, DIA EN}	Input current high-level	V _{DIA EN} = 5 V		14		μA
LATCH PIN	Characteristics	-				
VIL. LATCH	Input voltage low-level	No GND Network			0.8	V
VIH. LATCH	Input voltage high-level	No GND Network	1.5			V
V _{IHYS,} LATCH	Input voltage hysteresis			280		mV
R _{LATCH}	Internal pulldown resistor		0.7	1	1.3	MΩ
IIL. LATCH	Input current low-level	V _{LATCH} = 0.8 V		2.2		μA

6.5 Electrical Characteristics (continued)

 V_{BB} = 6 V to 28 V, T_A = -40°C to 125°C (unless otherwise noted); Typical application is 13.5 V, 10 Ω , RILIM=Open (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{IH, LATCH}	Input current high-level	V _{LATCH} = 5 V		14		μA

(1) Current limit regulation value will vary with increase of VDS voltage. For more information, see セクション 8.3.2

6.6 SNS Timing Characteristics

 V_{BB} = 6 V to 18 V, T_{J} = -40°C to +150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
SNS TIMING - CURRENT SENSE								
tauarau	Settling time from rising edge of DIA_EN				30	μs		
^I SNSION1	50% of V _{DIA_EN} to 90% of settled ISNS				30	μs		
t _{SNSION2}	Settling time from rising edge of EN and DIA_EN 50% of V _{DIA_EN} V _{EN} to 90% of settled ISNS				150	μs		
t _{SNSION3}	Settling time from rising edge of EN with DIA_EN HI; 50% of V _{DIA_EN} V _{EN} to 90% of settled ISNS				150	μs		
t _{SNSIOFF}	Settling time from falling edge of DIA_EN				20	μs		
t _{SETTLEH}	Settling time from rising edge of load step				20	μs		
t _{SETTLEL}	Settling time from falling edge of load step	$V_{EN} = 5 \text{ V}, V_{DIA_EN} = 5 \text{ V}$ $R_{SNS} = 1 \text{ k}\Omega, I_{OUT} = 3 \text{ A to } 0.5 \text{ A}$			20	μs		

6.7 Switching Characteristics

 V_{BB} = 13.5 V, T_{J} = -40°C to +150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{DR}	Channel Turn-on delay time (from Standby)	V_{BB} = 13.5 V, R_L = 10 Ω 50% of EN to 10% of VOUT	10	40	55	μs
t _{DR}	Channel Turn-on delay time (from Active)	V_{BB} = 13.5 V, R_L = 10 Ω 50% of EN to 10% of VOUT	10	35	45	μs
t _{DF}	Channel Turn-off delay time	V_{BB} = 13.5 V, R_L = 10 Ω 50% of EN to 90% of VOUT	10	30	45	μs
SR _R	VOUT rising slew rate	V_{BB} = 13.5 V, 20% to 80% of $V_{OUT},$ R_L = 10 Ω	0.1	0.3	0.6	V/µs
SR _F	VOUT falling slew rate	V_{BB} = 13.5 V, 80% to 20% of $V_{OUT},$ R_L = 10 Ω	0.1	0.3	0.6	V/µs
f _{max}	Maximum PWM frequency			0.4	2	kHz
t _{ON}	Channel Turn-on time	V_{BB} = 13.5 V, R_L = 10 Ω 50% of EN to 80% of VOUT	30	70	145	μs
t _{OFF}	Channel Turn-off time	V_{BB} = 13.5 V, R_L = 10 Ω 50% of EN to 20% of VOUT	30	70	145	μs
		1-ms enable pulse V _{BB} = 13.5 V, R _L = 10 Ω	-40		40	μs
t _{ON} – t _{OFF}	Turn-on and off matching	200-µs enable pulse, V _{BB} = 13.5 V, R _L = 10 Ω	-40		40	μs

6.7 Switching Characteristics (continued)

 V_{BB} = 13.5 V, T_J = -40°C to +150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	PWM accuracy - average load	200-µs enable pulse (1-ms period), V_{BB} = 13.5 V, R _L = 10 Ω	-25		25	%
	current	${\leq}500$ Hz, 50% Duty cycle V_{BB} = 13.5 V, R_L = 10 Ω	-12		12	%
E _{ON}	Switching energy losses during turn- on	V_{BB} = 13.5 V, R _L = 10 Ω		0.5		mJ
E _{OFF}	Switching energy losses during turn- off	V_{BB} = 13.5 V, R _L = 10 Ω		0.5		mJ

6.8 Typical Characteristics

All the following data are based on the mean value of the three lots samples, V_{VBB} = 13.5 V if not specified.

All the following data are based on the mean value of the three lots samples, V_{VBB} = 13.5 V if not specified.

All the following data are based on the mean value of the three lots samples, V_{VBB} = 13.5 V if not specified.

All the following data are based on the mean value of the three lots samples, V_{VBB} = 13.5 V if not specified.

All the following data are based on the mean value of the three lots samples, V_{VBB} = 13.5 V if not specified.

7 Parameter Measurement Information

2 7-1. Parameter Definitions

Rise and fall time of V_{EN} is 100 ns.

Rise and fall times of control signals are 100 ns. Control signals include: EN, DIA_EN.

☑ 7-3. SNS Timing Characteristics Definitions

8 Detailed Description

8.1 Overview

The TPS1HC30-Q1 is a single-channel, fully-protected, high side power switch with an integrated NMOS power FET and charge pump. Full diagnostics and high-accuracy current-sense features enable intelligent control of the load. Low logic high threshold, V_{IH} , of 1.5 V on the input pins allow use of MCUs down to 1.8 V. A programmable current-limit function greatly improves the reliability of the whole system. The device diagnostic reporting has two pins to support both digital status and analog current-sense output, both of which can be set to the high-impedance state when diagnostics are disabled, for multiplexing the MCU analog or digital interface among devices.

The digital status report is implemented with an open-drain structure on the fault pin. When a fault condition occurs, the pin is pulled down to GND. An external pullup is required to match the microcontroller supply level. High-accuracy current sensing allows a better real-time monitoring effect and more-accurate diagnostics without further calibration. A current mirror is used to source $1 / K_{SNS}$ of the load current, which is reflected as voltage on the SNS pin. K_{SNS} is a constant value across the temperature and supply voltage. The current-sensing function operates normally within a wide linear region from 0 V to 4 V. The SNS pin can also report a fault by forcing a voltage of V_{SNSFH} that scales with the diagnostic enable voltage so that the maximum voltage seen by the system ADC is within an acceptable value. This action removes the need for an external Zener diode or resistor divider on the SNS pin.

The external high-accuracy current limit allows setting the current limit value by application. The current limit highly improves the reliability of the system by clamping the inrush current effectively under start-up or short-circuit conditions. Also, the current limit can save system costs by reducing PCB trace, connector size, and the preceding power-stage capacity. An internal current limit is also implemented in this device. The lower value of the external or internal current-limit value is applied.

An active drain and source voltage clamp is built in to address switching off the energy of inductive loads, such as relays, solenoids, pumps, motors, and so forth. During the inductive switching-off cycle, both the energy of the power supply (E_{BAT}) and the load (E_{LOAD}) are dissipated on the high side power switch itself. With the benefits of process technology and excellent IC layout, the TPS1HC30-Q1 device can achieve excellent power dissipation capacity, which can help save the external free-wheeling circuitry in most cases. For more details, see *Inductive-Load Switching-Off Clamp*.

Short-circuit reliability is critical for smart high side power-switch devices. The standard of AEC-Q100-012 is to determine the reliability of the devices when operating in a continuous short-circuit condition. Different grade levels are specified according to the pass cycles. This device is qualified with the highest level, Grade A, 1 million times short-to-GND certification.

The TPS1HC30-Q1 device can be used as a high side power switch for a wide variety of resistive, inductive, and capacitive loads, including the low-wattage bulbs, LEDs, relays, solenoids, and heaters.

8.2 Functional Block Diagram

8.3 Feature Description

8.3.1 Accurate Current Sense

The high-accuracy current-sense function is internally implemented, which allows a better real-time monitoring effect and more-accurate diagnostics without further calibration. A current mirror is used to source 1 / K_{SNS} of the load current, flowing out to the external resistor between the SNS pin and GND, and reflected as voltage on the SNS pin.

 K_{SNS} is the ratio of the output current and the sense current. The accuracy values of K_{SNS} quoted in the electrical characteristics do take into consideration temperature and supply voltage. Each device was internally calibrated while in production, so post-calibration by users is not required in most cases.

8-1. Current-Sense Accuracy

The maximum voltage out on the SNS pin is clamped to V_{SNSFH}, which is the fault voltage level. To make sure that this voltage is not higher than the system can tolerate, TI has correlated the voltage coming in on the DIAG_EN pin with the maximum voltage out on the SNS pin. If DIAG_EN is between V_{IH} and 3.3 V, the maximum output on the SNS pin is approximately 3.3 V. However, if the voltage at DIAG_EN is above 3.3 V, then the fault SNS voltage, V_{SNSFH}, tracks that voltage up to 5 V. Tracking is done because the GPIO voltage output that is powering the diagnostics through DIAG_EN is close to the maximum acceptable ADC voltage within the same microcontroller. Therefore, the sense resistor value, R_{SNS}, can be chosen to maximize the range of currents needed to be measured by the system. The R_{SNS} value must be chosen based on application need. The maximum usable R_{SNS} value is bounded by the ADC minimum acceptable voltage, V_{ADC.min}, for the smallest load current needed to be measured by the system, ILOAD,min. The minimum acceptable RSNS value has to ensure the V_{SNS} voltage is below the V_{SNSFH} value so that the system can determine faults. This difference between the maximum readable current through the SNS pin, ILOAD.max × RSNS, and the VSNSFH is called the headroom voltage, V_{HR}. The headroom voltage is determined by the system but is important so that there is a difference between the maximum readable current and a fault condition. Therefore, the minimum R_{SNS} value has to be the V_{SNSFH} minus the V_{HR} times the sense current ratio, K_{SNS} divided by the maximum load current the system must measure, ILOAD max. Use the following equation to see the boundary equation.

(V_{SNSFH} − V_{HR}) × K_{SNS} / I_{LOAD,max} ≤ R_{SNS} ≤ V_{ADC,min} × K_{SNS} / I_{LOAD,min}

(1)

8-2. Voltage Indication on the Current-Sense Pin

The maximum current the system wants to read, $I_{LOAD,max}$, must be below the current-limit threshold because after the current-limit threshold is tripped the V_{SNS} value goes to V_{SNSFH} . Additionally, currents being measured must be below 6 A to ensure that the current sense output is not saturated.

図 8-3. Current-Sense and Current-Limit Block Diagram

Because this scheme adapts based on the voltage coming in from the MCU, there is no need to have a Zener diode on the SNS pin to protect from high voltages.

8.3.2 Programmable Current Limit

A high-accuracy current limit allows higher reliability, which protects the power supply during short circuit or power up. Also, a current limit can save system costs by reducing PCB traces, connector size, and the capacity of the preceding power stage.

Current limit offers protection from over-stressing to the load and integrated power FET. Current limit holds the current at the set value, and pulls up the SNS pin to V_{SNSFH} and asserts the FLT pin as diagnostic reports. The three current-limit thresholds are:

 External programmable current limit – An external resistor, R_{ILIM}, is used to set the channel current limit. When the current through the device exceeds I_{CL} (current limit threshold), a closed loop steps in immediately.
 V_{GS} voltage regulates accordingly, leading to the V_{DS} voltage regulation. When the closed loop is set up, the current is clamped at the set value. The external programmable current limit provides the capability to set the current-limit value by application.

Additionally, this value can be dynamically changed by changing the resistance on the ILIM pin. This information can be seen in the *Applications* section.

- Internal current limit: I_{LIM} pin shorted to ground If the external current limit is out of range on the lower end or the I_{LIM} pin is shorted to ground, the internal current limit is fixed and typically 12 A. To use the internal current limit for large-current applications, tie the I_{LIM} pin directly to the device GND.
- Internal current limit: I_{LIM} pin open If the external resistor is out of range on the higher end or the ILIM pin is open, the current limit reverts to 6 A or half the current limit range. This level is still above the nominal operation for the device to operate in DC STEADY state, but is low enough that if a pin fault occurs and the R_{ILIM} opens up, the current does not default to the highest rating and put additional stress on the power supply.

Both the internal current limit ($I_{\text{lim,nom}}$) and external programmable current limit are always active when V_{BB} is powered and EN is high. The lower value one (of I_{LIM} and the external programmable current limit) is applied as the actual current limit. The typical deglitch time for the current limit to assert is 2.5 µs.

Note that if a GND network is used (which leads to the level shift between the device GND and board GND), the ILIM pin must be connected with device GND. Use Equation 2 to calculate R_{ILIM}.

$$R_{ILIM} = K_{CL} / I_{LIM}$$

(2)

For better protection from a "hot short" condition (when V_{BB} is high, channel is on, and a short to GND happens suddenly), an overcurrent protection, OVCR, circuit is triggered that makes sure to limit the maximum current the device allows to go through. With this OVCR, the device is protected during "hot short" events.

For more information about the current limiting feature, see the *Short-Circuit and Overload Protection* section.

Current Limit Accuracy Across V_{DS}

The TPS1HC30-Q1 has very tight accuracy of the current limit regulation level across the full range of currents and temperature. This accuracy is defined at several defined RILIM values, 7.15 k Ω , 25 k Ω , and 71.5 k Ω specified in the Electrical Characteristics at VDS = 3 V. However, as V_{DS} (V_{BB} - V_{OUT}) increases , the current regulation value also slightly increases. Taking a typical device, at the 3 different current limits ranges specified, sweeping the VDS voltage, and plotting the regulation value gives the graphs below.

図 8-4. Current Limit Regulation With Varying VDS, RILIM = 25 kΩ

図 8-5. Current Limit Regulation With Varying VDS, RILIM = 71.5 kΩ

図 8-6. Current Limit Regulation With Varying VDS, RILIM = 7.15 k Ω

Using a point during the regulation time of each of the different RILIM settings, the graph can be normalized to the specification in the electrical characteristics of V_{DS} = 3 V which results in graph below.

図 8-7. Current Limit Regulation Percentage Change With Varying V_{DS}

Using this figure, the current limit regulation value can be estimated for any current limit value desired based on the VDS value seen in the application. These graphs were taken on a typical device and should be used as reference when accounting for current limit tolerances. As an example see table below for regulation values based on setting the current limit close to the maximum load current. Note that RILIM tolerances are not factored into analysis below.

Copyright © 2023 Texas Instruments Incorporated

Max Load Current for Application	RILIM	KCL	Minimum Current Limit (at V _{DS} = 3 V)	Short Circuit Regulation value at $V_{BB} = V_{DS} = 18$ V
1.5 A	47.5 kΩ	92.4 A × kΩ	1.53 A (1.94 A -21%)	2.5 A, +11%
3 A	25 kΩ	90 A × kΩ	3.06 A (3.6 A - 15%)	4.6A, +13%
6A	11.3 kΩ	88.2A × kΩ	6.03 A (7.8 A - 23%)	10.6 A, +11%

8.3.2.1 Capacitive Charging

The following figure shows the typical setup for a capacitive load application and the internal blocks that function when the device is used. Note that all capacitive loads have an associated "load" in parallel with the capacitor that is described as a resistive load but in reality it can be inductive or resistive.

図 8-8. Capacitive Charging Circuit

The first thing to check is that the nominal DC current, I_{NOM} , is acceptable for the TPS1HC30-Q1 device. This check can easily be done by taking the $R_{\theta JA}$ from the *Thermal Information* section and multiplying the RON of the TPS1HC30-Q1 and the INOM with it, add the ambient temperature and if that value is below the thermal shutdown value the device can operate with that load current. For an example of this calculation see the *Applications* section.

The second key care about for this application is to make sure that the capacitive load can be charged up completely without the device hitting thermal shutdown. The reason is because if the device hits thermal shutdown during the charging, the resistive nature of the load in parallel with the capacitor starts to discharge the capacitor over the duration the TPS1HC30-Q1 is off. Note that there are some application with high enough load impedance that the TPS1HC30-Q1 hitting thermal shutdown and trying again is acceptable; however, for the majority of applications, the system must be designed so that the TPS1HC30-Q1 does not hit thermal shutdown while charging the capacitor.

With the current clamping feature of the TPS1HC30-Q1, capacitors can be charged up at a lower inrush current than other high current limit switches. This lower inrush current means that the capacitor takes a little longer to charge all the way up. The time that it takes to charge up follows the equation below.

$$I_{LIM} = C \times d(V_{BB} - V_{DS}) / dt$$

However, because the V_{DS} for a typical 3.3-A application is much less than the V_{BB} voltage (V_{DS} \cong 3.3A × 0.03 Ω = 100 mV, V_{BB} \cong 13.5 V), the equation can be rewritten and approximated as

$$dt = C \times dV_{BB} / I_{LIM}$$

The following figure pictures charge timing.

(3)

(4)

For more information about capacitive charging with high-side switches, see the *How to Drive Resistive*, *Inductive, Capacitive, and Lighting Loads application note*. This application note has information about the thermal modeling available along with quick ways to estimate if a high-side switch can charge a capacitor to a given voltage.

図 8-9. Capacitive Charging Timing

Using this dt calculated based on the current limit, and finding the transient thermal impedance value at half the

8.3.3 Inductive-Load Switching-Off Clamp

 $\Delta T_J \cong 2/3 \times V_{BB} \times I_{LIM} \times R_{\theta JA(dt/2)}$

dt value, the junction temperature rise can be approximated by the ± 5 .

When an inductive load is switching off, the output voltage is pulled down to negative, due to the inductance characteristics. The power FET can break down if the voltage is not clamped during the current-decay period. To protect the power FET in this situation, internally clamp the drain-to-source voltage, namely $V_{DS,clamp}$, the clamp diode between the drain and gate.

$$V_{\text{DS,clamp}} = V_{\text{BAT}} - V_{\text{OUT}}$$
(6)

During the current-decay period (T_{DECAY}), the power FET is turned on for inductance-energy dissipation. Both the energy of the power supply (E_{BAT}) and the load (E_{LOAD}) are dissipated on the high side power switch itself, which is called E_{HSD} . If resistance is in series with inductance, some of the load energy is dissipated in the resistance.

$$E_{\text{HSD}} = E_{\text{BAT}} + E_{\text{LOAD}} = E_{\text{BAT}} + E_{\text{L}} - E_{\text{R}}$$
(7)

From the high side power switch view, E_{HSD} equals the integration value during the current-decay period.

$$E_{HSD} = \int_{0}^{T_{DECAY}} V_{DS,clamp} \times I_{OUT}(t) dt$$

$$T_{DECAY} = \frac{L}{R} \times ln \left(\frac{R \times I_{OUT(MAX)} + |V_{OUT}|}{|V_{OUT}|} \right)$$
(9)

(5)

(10)

$$E_{HSD} = L \times \frac{V_{BAT} + |V_{OUT}|}{R^2} \times \left[R \times I_{OUT(MAX)} - |V_{OUT}| ln \left(\frac{R \times I_{OUT(MAX)} + |V_{OUT}|}{|V_{OUT}|} \right) \right]$$

When R approximately equals 0, E_{HSD} can be given simply as:

$$E_{HSD} = \frac{1}{2} \times L \times I_{OUT(MAX)}^2 \frac{V_{BAT} + |V_{OUT}|}{R^2}$$
(11)

図 8-10. Driving Inductive Load

As discussed previously, when switching off, battery energy and load energy are dissipated on the high side power switch, which leads to the large thermal variation. For each high side power switch, the upper limit of the maximum safe power dissipation depends on the device intrinsic capacity, ambient temperature, and board dissipation condition. TI provides the upper limit of single-pulse energy that devices can tolerate under the test condition: V_{VS} = 13.5 V, inductance from 0.1 mH to 400 mH, R = 0 Ω , FR4 2s2p board, 2- × 70-µm copper, 2- × 35-µm copper, thermal pad copper area 600 mm².

8.3.4 Full Protections and Diagnostics

表 8-1 is when DIAG_EN is enabled. When DIAG_EN is low, current sense and FLT are disabled. The output is in high-impedance mode. For details, refer to the following table.

表 8-1. Diagnostic Enable Logic Table					
DIAG_EN	IN Condition	Protections and Diagnostics			
нісн	ON	See Fault Table			
THOIT	OFF				
1.01	ON	Diagnostics disabled, protection normal			
LOW	OFF	SNS and FLT are high impedance			

表 8-2. Fault Table

Conditions	EN	VOUT	Latch	FLT	SNS	Behavior	Recovery
	L	L	x	Hi-Z	0	Normal	
Normal	Н	I _{LOAD} × R _{ON}	x	Hi-Z	I _{Load} / K _{sns}	Normal	
Overcurrent	Н	V _{BB} – I _{LIM} × R _{LOAD}	x	L	V _{SNSFH}	Holds the current at the current limit until thermal shutdown or when the overcurrent event is removed	
STG, Relative Thermal Shutdown,	н	H/L	L	L	V _{SNSFH}	Shuts down when devices hits relative or absolute thermal shutdown	Auto retries when T _{HYS} is met and it has been longer than t _{RETRY} amount of time
Shutdown	Н	H/L	Н	L	V _{SNSFH}	Shuts down when devices hits relative or absolute thermal shutdown	Stays off until latch or enable is toggled
Open load, STB	н	н	x	Hi-Z	I _{Load} / K _{SNS} = ~0	Normal behavior, user can judge through the SNS pin output if it is an open load or not	
	L	н	х	L	V _{SNSFH}	Internal pullup resistor is active. If V_{BB} – V_{OUT} < V_{OL} then fault active.	Clears when fault goes away
Reverse Polarity	x	x	x	x	x	Channel turns on to lower power dissipation. Current into ground pin is limited by external ground network.	

表 8-3. Deglitch Time for Each Fault Condition

Fault Condition	Deglitch Time				
ILIM	2.5 µs				
T _{REL}	2.5 µs				
T _{ABS}	20 µs				
Open Load	500 µs				

8.3.4.1 Short-Circuit and Overload Protection

TPS1HC30-Q1 provides output short-circuit protection to ensure that the device prevents current flow in the event of a low impedance path to GND, removing the risk of damage or significant supply droop. The device is

assured to protect against short-circuit events regardless of the state of the ILIM pins and with up to 28-V supply at 125°C.

The following figure shows the behavior of the TPS1HC30-Q1 when the device is enabled into a short circuit.

図 8-12. Enable into Short-Circuit Behavior (LATCH=0)

Due to the low impedance path, the output current rapidly increases until it hits the current limit threshold. Due to the response time of the current limiting circuit, the measured maximum current can temporarily exceed the I_{CL} value defined as I_{CL} ENPS, however, it settles to the current limit regulation value.

In this state, high power is dissipated in the FET, so eventually the internal thermal protection temperature for the FET is reached and the device safely shuts down. Then, if LATCH pin is low, the part waits t_{RETRY} amount of time and turns back on.

⊠ 8-13 shows the behavior of the TPS1HC30-Q1 when a short circuit occurs when the device is in the on-state and already outputting current. When the internal pass FET is fully enabled, the current clamping settling time is slower so to ensure overshoot is limited the device implements a fast-trip level at a level I_{OVCR}. When this fasttrip threshold is hit, the device immediately shuts off for a short period of time before quickly re-enabling and clamping the current to I_{CL} level after a brief transient overshoot to the higher peak current (I_{CL_ENPS}) level. The device then keeps the current clamped at the regulation current limit until the thermal shutdown temperature is hit and the device safely shuts off.

図 8-13. On-State Short-Circuit Behavior

Overload Behavior shows the behavior of the TPS1HC30-Q1 when there is a small change in impedance that sends the load current above the I_{CL} threshold. The current rises to I_{CL_LINPK} above the regulation level. Then the current limit regulation loop kicks in and the current drops to the I_{CL} value.

🛛 8-14. Overload Behavior

In all of these cases, the internal thermal shutdown is safe to hit repetitively. There is no device risk or lifetime reliability concerns from repeatedly hitting this thermal shutdown level.

8.3.4.2 Open-Load and Short-to-Battery Detection

When the main channel is enabled, faults are diagnosed by reading the voltage on the SNS or FLT pin and judged by the user. A benefit of high-accuracy current sense is that this device can achieve a very low open-load detection threshold, which correspondingly expands the normal operation region. TI suggests 15 mA as the upper limit for the open-load detection threshold and 30 mA as the lower limit for the normal operation current. In \boxtimes 8-15, the recommended open-load detection region is shown as the dark-shaded region and the light-shaded region is for normal operation. As a guideline, do not overlap these two regions.

図 8-15. On-State Open-Load Detection and Normal-Operation Diagram

In the off state, if a load is connected, the output voltage is pulled to 0 V. In the case of an open load, the output voltage is close to the supply voltage, $V_{BB} - V_{OUT} < V_{ol,off}$. The FLT pin goes low to indicate the fault to the MCU, and the SNS pin is pulled up to V_{SNSFH} . There is always a leakage current $I_{ol,off}$ present on the output, due to the internal logic control path or external humidity, corrosion, and so forth. Thus, TI implemented an internal pullup resistor to offset the leakage current. This pullup current must be less than the output load current to avoid false detection in the normal operation mode. To reduce the standby current, TI implemented a switch in series with the pullup resistor controlled by the DIAG_EN pin. The pullup resistor value is $R_{pu} = 150 \ k\Omega$.

図 8-16. Open-Load Detection Circuit

8.3.4.3 Short-to-Battery Detection

Short-to-battery detection has the same detection mechanism and behavior as open-load detection, both in the on-state and off-state. There is no way to differentiate between open load and short-to-battery in this device, but the system detects the fault and protects accordingly. See $\gtrsim 8-2$ for more details.

8.3.4.4 Reverse-Polarity and Battery Protection

Reverse-polarity, commonly referred to as reverse battery, occurs when the ground of the device goes to the battery potential, $V_{GND} = V_{BAT}$, and the supply pin goes to ground, $V_{BB} = 0$ V. In this case, if the EN pin has a path to the "ground" plane, then the FET turns on to lower the power dissipation through the main channel and prevent current flow through the body diode. Note that the resistor, diode ground network (if there is not a central blocking diode on the supply) must be present for the device to protect itself during a reverse battery event.

🛛 8-17. Reverse Battery Circuit

For more external protection circuitry information, see *Reverse Current Protection*. See the fault truth table for more details.

8.3.4.5 Latch-Off Mode

The TPS1HC30-Q1 comes with a latch functionality that decides after the channel is shut down due to a fault, whether or not to automatically try and turn back on, or stay off until other action is taken. This functionality is done by holding the LATCH pin high for latch-off functionality or holding LATCH low for auto-retry functionality.

The order the events occur is:

- 1. The device shuts down due to fault (thermal shutdown)
- 2. Wait t_{RETRY}
- 3. If LATCH = 0
 - a. Turn back on the channel
- 4. If LATCH = 1
 - a. Keep off until LATCH = 0 || EN = 0
 - i. Then if LATCH = 0 and EN = 1
 - 1. Turn on channel into auto-retry mode
 - ii. If LATCH = 1 and EN = 1
 - 1. Turn on channel into latch mode where if another fault occurs then output is latched off again

For more information, see *Thermal Protection Behavior*.

8.3.4.6 Thermal Protection Behavior

The thermal protection behavior can be split up into three categories of events that can happen. \boxtimes 8-18 shows each of these categories.

- 1. **Relative thermal shutdown**: The device is enabled into an overcurrent event. The DIAG_EN pin is high so that diagnostics can be monitored on SNS and FLT (however, DIAG_EN being high is not necessary for all protection features to function). The output current rises up to the I_{ILIM} level and the FLT goes low while the SNS goes to V_{SNSFH}. With this large amount of current going through, the junction temperature of the FET increases rapidly with respect to the controller temperature. When the power FET temperature rises T_{REL} amount above the controller junction temperature $\Delta T = T_{FET} T_{CON} > T_{REL}$, the device shuts down. The faults are continually shown on SNS and FLT and the part waits for the t_{RETRY} timer to expire. When t_{RETRY} timer expires, because the LATCH pin is low and EN is still high, the device comes back on into this I_{ILIM} condition.
- 2. **Absolute thermal shutdown**: The device is still enabled in an overcurrent event with DIAG_EN high and LATCH still low. However, in this case the junction temperature rises up and hits an absolute reference temperature, T_{ABS} , and then shuts down. The device does not recover until both $T_J < T_{ABS} T_{hys}$ and the t_{RETRY} timer has expired.
- 3. Latch-off mode: The device is enabled into an overcurrent event. The DIAG_EN pin is high so that diagnostics can be monitored on SNS and FLT. The output current rises up to the I_{ILIM} level and the FLT goes low while the SNS goes to V_{SNSFH}. If the part shuts down due to a thermal fault, either relative thermal shutdown or absolute thermal shutdown, the device does not enable the channel until either the LATCH pin OR the EN pin is toggled.

TPS1HC30-Q1 JAJSN87A – JULY 2022 – REVISED DECEMBER 2022

8.3.4.7 UVLO Protection

The device monitors the supply voltage V_{BB} to prevent unpredicted behaviors in the event that the supply voltage is too low. When the supply voltage falls down to V_{UVLOF} , the output stage is shut down automatically. When the supply rises up to V_{UVLOR} , the device turns on. If an overcurrent event trips the UVLO threshold, the device shuts off and comes back on into a current limit safely.

8.3.4.8 Loss of GND Protection

When loss of GND occurs, output is turned off regardless of whether the input signal is high or low.

Case 1 (Loss of Device GND): Loss of GND protection is active when the thermal pad (Tab), I_{C_GND}, and current limit ground are one trace connected to the system ground, as shown in the following figure.

2 8-19. Loss of Device GND

Case 2 (Loss of Module GND): When the whole ECU module GND is lost, protections are also active. At this condition, the load GND remains connected.

🛛 8-20. Loss of Module GND

8.3.4.9 Loss of Power Supply Protection

When loss of supply occurs, output is turned off regardless of whether the input is high or low. For a resistive or capacitive load, loss of supply protection is easy to achieve due to no more power. The worst case is a charged inductive load. In this case, the current is driven from all of the IOs to maintain the inductance output loop. TI recommends either the MCU serial resistor plus the GND network (diode and resistor in parallel) or external free-wheeling circuitry.

図 8-21. Loss of Battery

8.3.4.10 Reverse Current Protection

Method 1: Blocking diode connected with V_{BB} . Both the device and load are protected when in reverse polarity. The blocking diode does not allow any of the current to flow during reverse battery condition.

図 8-22. Reverse Protection with Blocking Diode

Method 2 (GND Network Protection): Only the high side device is protected under this connection. The load reverse current is limited by the impedance of the load itself. Note when reverse polarity happens, the continuous reverse current through the power FET must not make the heat build up be greater than the absolute maximum junction temperature. This can be calculated using the $R_{ON(REV)}$ value and the $R_{\theta JA}$ specification. No matter what types of connection are between the device GND and the board GND, if a GND voltage shift happens, ensure the following proper connections for the normal operation:

• Connect the current limit programmable resistor to the device GND.

図 8-23. Reverse Protection with GND Network

• **Recommendation - Resistor and Diode in Parallel:** A peak negative spike can occur when the inductive load is switching off, which can damage the HSD or the diode. So, TI recommends a resistor in parallel with the diode when driving an inductive load. The recommended selections are a $1-k\Omega$ resistor in parallel with an $I_F > 100$ -mA diode. If multiple high side switches are used, the resistor and diode can be shared among devices.

If multiple high side power switches are used, the resistor can be shared among devices.

Ground Resistor: The higher resistor value contributes to a better current limit effect when the reverse battery or negative ISO pulses.

$$\mathsf{R}_{\mathsf{GND}} \ge \frac{(-\mathsf{V}_{\mathsf{CC}})}{(-\mathsf{I}_{\mathsf{GND}})} \tag{12}$$

where

- -V_{CC} is the maximum reverse battery voltage (typically -16 V).
- I_{GND} is the maximum reverse current the ground pin can withstand, which is available in the *Absolute* Maximum Ratings.
- Ground Diode: A diode is needed to block the reverse voltage, which also brings a ground shift based on the forward voltage of the diode. The ground diode must be ≤400 mV to have full current limit capability. If the forward voltage becomes higher, the current limit can also increase from what the R_{ILIM} resistor is set to. Additionally, the diode must be approximately 200-V reverse voltage for the ISO 7637 pulse 1 testing so that it does not get biased.

Copyright © 2023 Texas Instruments Incorporated

8.3.4.11 Protection for MCU I/Os

In many conditions, such as the negative ISO pulse, or the loss of battery with an inductive load, a negative potential on the device GND pin can damage the MCU I/O pins (more likely, the internal circuitry connected to the pins). Therefore, the serial resistors between MCU and HSS are required.

Also, for proper protection against loss of GND, TI recommends 5-k Ω resistance for the R_{PROT} resistors.

図 8-24. MCU I/O Protections

8.3.5 Diagnostic Enable Function

The diagnostic enable pin, DIAG_EN, offers multiplexing of the microcontroller diagnostic input for current sense or digital status, by sharing the same sense resistor and ADC line or I/O port among multiple devices.

In addition, during the output-off period, the diagnostic disable function lowers the current consumption for the standby condition. The three working modes in the device are normal mode (I_Q), standby mode (I_{STBY}), and standby mode with diagnostic (I_{DIA}). If off-state power saving is required in the system, the standby current is < 500 nA with DIAG_EN low. If the off-state diagnostic is required in the system, the typical standby current is around 1 mA with DIAG_EN high.

8.4 Device Functional Modes

8.4.1 Working Mode

The three working modes in the device are normal mode, standby mode, and standby mode with diagnostic. If an off-state power saving is required in the system, the standby current is less than 500 nA with EN and DIAG_EN low. If an off-state diagnostic is required in the system, the typical standby current is around 1.2 mA with DIAG_EN high. Note that entering standby mode requires IN low and t > t_{STBY} . t_{STBY} is the standby mode deglitch time, which is used to avoid false triggering or interfere with PWM switching. The following figure shows a work mode state-machine state diagram.

🛛 8-25. Work Mode State Machine

39

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The following discussion notes how to implement the device to distinguish the different fault modes and implement a transient-pulse immunity test.

In some applications, open load, short-to-battery, and short to GND must be distinguished from each other. This action requires two steps.

9.2 Typical Application

9-1 shows an example of how to design the external circuitry parameters.

図 9-1. Typical Application Circuitry

9.2.1 Design Requirements

Component	Description	Purpose
TVS	SMBJ36CA (optional)	Filter voltage transients coming from battery (ISO7637-2)
CVBB	220 nF (optional)	Better EMI performance
CIC	100 nF	Minimal amount of capacitance on input for EMI mitigation
CBULK	2–10 µF (optional)	There to hold the rail for the LDO; however, helps to filter voltage transients on supply rail. Not a requirement but can be useful for ISO7637-2 transients.
RPROT	5 k	Protection resistor for microcontroller and device I/O pins
RILIM	7 k–70 k	Set current limit threshold
RSNS	1 k	Translate the sense current into sense voltage.
CFILTER	100 nF	Coupled with RPROT on the SNS line creates a low pass filter to filter out noise going into the ADC of the MCU
CVOUT	22 nF	Improves EMI performance, filtering of voltage transients
RGND	1 kΩ	Stabilize GND potential during turn-off of inductive load
DGND	BAS21 Diode	Keeps GND close to system ground during normal operation

9.2.2 Detailed Design Procedure

To keep maximum voltage on the SNS pin at an acceptable range for the system, use the following equation to calculate the R_{SNS} . To achieve better current sense accuracy. A 1% accuracy or better resistor is preferred.

 $(V_{SNSFH} - V_{HR}) \times K_{SNS} / I_{LOAD,max} \le R_{SNS} \le V_{ADC,min} \times K_{SNS} / I_{LOAD,min}$

(13)

(14)

(15)

表 9-1. Typical Application				
Parameter	Value			
V _{DIAG_EN}	5 V			
I _{LOAD,max}	6 A			
I _{LOAD,min}	20 mA			
V _{ADC} ,min	5 mV			
V _{HR}	1 V			

For this application, an RSNS value of approximately 1 k Ω can be chosen to satisfy the equation requirements.

 $(5 V - 1 V) \times 1814 / 6 A \le \cong 1 k\Omega \le 5 mV \times 11814 / 20 mA$

In other applications, more emphasis can be put on the lower end measurable values which increases RSNS. Likewise, if the higher currents are of more interest the RSNS can be decreased. Note that the maximum current that can be measured without saturation is 12 A.

Having the maximum SNS voltage scale with the DIAG_EN voltage removes the need for a Zener diode on the SNS pin going to the ADC.

To set the programmable current limit value at 7 A, use the following equation to calculate the R_{LIM}.

$$R_{LIM} = K_{CL} / I_{LIM} = 90 / 7 = 12.8 \text{ k}\Omega$$

TI recommends R_{PROT} = 5 k Ω to ensure the current going into the digital pins (EN, DIAG_EN, LATCH) is limited.

TI recommends a 1-kΩ resistor and 200-V, 0.2-A diode (BAS21 for example) for the GND network.

9.2.2.1 Dynamically Changing Current Limit

The current limit threshold can be changed dynamically by altering the resistance going from the current limit pin to the ground of the device on the fly. This alteration allows the system to have a different current limit for startup, when there can be significant inrush current, and during normal operation. The way this is commonly done is by putting two resistors in parallel on the ILIM pin and having a switch to enable or disable one of the resistors. This set-up can be seen in \boxtimes 9-2. Alternatively, a digital potentiometer can be used to adjust the impedance on the ILIM pin on the fly. Care must be taken so that the capacitance on the ILIM pin is below approximately 100 pF to keep the current regulation loop stable. The most common application where this feature is useful is capacitive loads.

図 9-2. Dynamic Changing Current Limit Setup

In a capacitive charging case, the initial current to charge the capacitor is the inrush current. Depending on the system requirements, dynamically changing the current limit can help either charge up a capacitor faster or charge up a larger capacitor. To allow a higher inrush level of current through in the beginning, the switch can be closed making the current limit be according to the equation below.

 $I_{LIM2} = K_{CL}(R_{ILIM1} + R_{ILIM2}) / (R_{ILIM1} \times R_{ILIM2})$

(16)

When the inrush event is over and the output voltage is charged up, the switch opens and the current limit is just the R_{ILIM1} equivalent level. This timing can be seen in \boxtimes 9-3.

2 9-3. Capacitive Charging Changing Current Limit

Alternatively, if the switch is open, the current limit starts out at a lower value and then the switch can be closed when the capacitance gets charged up. This lower current limit level allows higher value capacitance to be charged up. The timing diagram can be seen in \boxtimes 9-4.

図 9-4. Large Capacitive Charging Changing Current Limit

9.2.2.2 EMC Transient Disturbances Test

Due to the severe electrical conditions in the automotive environment, immunity capacity against electrical transient disturbances is required, especially for a high side power switch, which is connected directly to the battery. Detailed test requirements are in accordance with the ISO 7637-2:2011 and ISO 16750-2:2010 standards. The TPS1HC30-Q1 device is tested and certificated by a third-party organization.

Copyright © 2023 Texas Instruments Incorporated

表 9-2. ISO	7637-2:2011(E) in 12-V	System ⁽¹⁾	(2) (3) (4)
------------	---------------	-----------	-----------------------	-------------

Test	Test Pulse Severity Level and vs Accordingly		Pulse	Minimum Number of	Burst-Cyc Repetitio	le Pulse- on Time	Input Resistance	Function Performance
Item	Level Vs/V Duration (t	Duration (t _d)	Pulses or lest Time	MIN	MAX	(Ω)	Classification	
1	III	-112	2 ms	500 pulses	0.5 s	_	10	Status II
2a	III	55	50 µs	500 pulses	0.2 s	5 s	2	Status II
2b	IV	10	0.2 to 2 s	10 pulses	0.5 s	5 s	0 to 0.05	Status II
3a	IV	-220	0.1 µs	1 h	90 ms	100 ms	50	Status II
3b	IV	150	0.1 µs	1 h	90 ms	100 ms	50	Status II

(1) Tested both under input low condition and high condition.

(2) The pulse 2-A voltage is 54-V maximum from VBB with respect to ground. A voltage suppressing mechanism must be used to pass Level III. This test was run with an 2-µF capacitor from VBB to ground.

(3) GND pin network is a $1-k\Omega$ resistor in parallel with a diode BAS21-7-F.

(4) Status II: The function does not perform as designed during the test, but returns automatically to normal operation after the test.

表 9-3. ISO 16750-2:2010(E) Load Dump Test B in 12-V System^{(1) (2) (3) (4) (5)}

Test	Test Pulse Severity Level and vs Accordingly		Pulse	Minimum Number of	Burst-Cycle Pulse-	Input Resistance	Function Performance	
Item	Level	Vs/V	Duration (t _d)	Pulses or Test Time	Repetition Time	(Ω)	Classification	
Test B		35	40 to 400 ms	5 pulses	60 s	0.5 to 4	Status II	

(1) Tested both under input low condition and high condition (DIAG_EN, EN, and VBB are all classified as inputs).

(2) Considering the worst test condition, the device is tested without any filter capacitors on VBB and VOUT.

(3) The GND pin network is a 1-k Ω resistor in parallel with a diode BAS21-7-F.

(4) Status II: The function does not perform as designed during the test, but returns automatically to normal operation after the test.

(5) Select a 36-V external suppressor.

9.3 Power Supply Recommendations

The device is qualified for both automotive and industrial applications. The normal power supply connection is a 12-V automotive system. The supply voltage must be within the range specified in the *Recommended Operating Conditions*.

表 9-4. Voltage Operating Ranges

VBB Voltage Range	Note
3 V to 6 V	Extended lower 12-V automotive battery operation such as cold crank and start-stop. Device is fully functional and protected but some parametrics such as R_{ON} , current sense accuracy, current limit accuracy and timing parameters can deviate from specifications. Check the individual specifications in the Electrical Characteristics to confirm the voltage range it is applicable for.
6 V to 18 V	Nominal 12-V automotive battery voltage range. All parametric specifications apply and the device is fully functional and protected.
18 V to 24 V	Extended upper 12-V automotive battery operation such as double battery. Device is fully functional and protected but some parametrics such as R_{ON} , current sense accuracy, current limit accuracy, and timing parameters can deviate from specifications. Check the individual specifications in the Electrical Characteristics to confirm the voltage range it is applicable for.
35 V	Load dump voltage. Device is operational and lets the pulse pass through without being damaged but does not protect against short circuits.

9.4 Layout

9.4.1 Layout Guidelines

To prevent thermal shutdown, T_J must be less than 150°C. If the output current is very high, the power dissipation can be large. The HTSSOP package has good thermal impedance. However, the PCB layout is very important. Good PCB design can optimize heat transfer, which is absolutely essential for the long-term reliability of the device.

- Maximize the copper coverage on the PCB to increase the thermal conductivity of the board. The major heatflow path from the package to the ambient is through the copper on the PCB. Maximum copper is extremely important when there are not any heat sinks attached to the PCB on the other side of the board opposite the package.
- Add as many thermal vias as possible directly under the package ground pad to optimize the thermal conductivity of the board.
- Plate shut or plug and cap all thermal vias on both sides of the board to prevent solder voids. To ensure reliability and performance, the solder coverage must be at least 85%.

9.4.2 Layout Example

9.4.2.1 Without a GND Network

Without a GND network, tie the thermal pad directly to the board GND copper for better thermal performance.

図 9-5. Layout Without a GND Network

9.4.2.2 With a GND Network

With a GND network, tie the thermal pad with one trace through the GND network to the board GND copper.

図 9-6. Layout With a GND Network

9.4.3 Thermal Considerations

This device possesses thermal shutdown (T_{ABS}) circuitry as a protection from overheating. For continuous normal operation, the junction temperature must not exceed the thermal-shutdown trip point. If the junction temperature exceeds the thermal-shutdown trip point, the output turns off. When the junction temperature falls below the thermal-shutdown trip point, the output turns on again.

Use the following equation to calculate the power dissipated by the device.

$$P_{T} = I_{OUT}^{2} \times R_{DSON} + V_{BB} \times I_{NOM} P_{T} = I_{OUT}^{2} \times R_{DSON} + V_{S} \times I_{nom}$$
(17)

where

• P_T = Total power dissipation of the device

After determining the power dissipated by the device, calculate the junction temperature from the ambient temperature and the device thermal impedance.

$$T_{J} = T_{A} + R_{\theta JA} \times P_{T} T_{J} = T_{A} + R_{\theta JA} \times P_{T}$$
(18)

For more information, please see the How to Drive Resistive, Inductive, Capacitive, and Lighting Loads application note.

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

Texas Instruments, How to Drive Resistive, Inductive, Capacitive, and Lighting Loads application note

10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

10.3 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.5 静電気放電に関する注意事項

この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS1HC30BQPWPRQ1	ACTIVE	HTSSOP	PWP	14	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1HC30Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS1HC30BQPWPRQ1	HTSSOP	PWP	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com

PACKAGE MATERIALS INFORMATION

10-Apr-2024

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS1HC30BQPWPRQ1	HTSSOP	PWP	14	3000	367.0	367.0	35.0

PWP 14

GENERIC PACKAGE VIEW

PowerPAD TSSOP - 1.2 mm max height

4.4 x 5.0, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated