









TPS1HTC100-Q1 JAJSUS5 - JUNE 2024

TPS1HTC100-Q1 車載対応、83mΩ、4A、シングル チャネル、スマート ハイサ イド スイッチ

1 特長

- 24V 車載システム向け、包括的な診断機能搭載、シン グルチャネル スマート ハイサイド パワー スイッチ
- 広い動作電圧範囲:6V~60V
- 低 R_{ON}:標準 83mΩ、最大 180mΩ
- 小さいスタンバイ電流:0.5µA 未満
- 低静止電流 (lq):2mA 未満
- 可変電流制限によるシステムレベルの信頼性の向上
 - 電流制限:1A~5A または 7.3A
- 高精度電流センシング:±5% (1A の場合)
- 保護
 - 過負荷および短絡保護
 - 誘導性放電クランプを内蔵
 - 低電圧誤動作防止 (UVLO) 保護
 - GND および電源喪失時の保護
 - 外付け部品を使ったバッテリ逆極性保護
- 診断
 - オンおよびオフ状態における出力の開放負荷とバ ッテリ短絡の検出
 - 過負荷およびグランドへの短絡の検出
 - 絶対および相対サーマルシャットダウン検出
- 機能安全対応
 - 機能安全システムの設計に役立つ資料を利用可
- 動作時接合部温度:-40~125℃
- 入力制御:1.8V、3.3V、5V のロジック互換
- ADC 保護のためのフォルト検出電圧スケーリングを内 蔵
- 認定
 - 車載アプリケーション向けに AEC-Q100 認証済み
 - 温度グレード 1:-40℃~+125℃、T_A
- 14 ピン、5mm×6.4mm、熱特性強化型 HTSSOP パ ッケージ

2 アプリケーション

一般的な抵抗性、誘導性、容量性負荷

3 概要

TPS1HTC100-Q1 は、NMOS パワー FET とチャージ ポ ンプを内蔵したシングル チャネルのスマート ハイサイド ス イッチで、24V の車載用バッテリシステムの要件を満たす よう設計されています。 R_{ON} が低い (83mΩ) ためデバイス の電力散逸が最小になり、最大 4A DC の広い範囲の出 力負荷電流を駆動でき、60V DC の動作範囲によりシステ ムの堅牢性が向上します。


このデバイスには、サーマルシャットダウン、出力クラン プ、電流制限などの保護機能が内蔵されています。これら の機能により、短絡などのフォルトイベントが発生したとき のシステムの堅牢性が向上します。TPS1HTC100-Q1 は、可変電流制限回路を実装しています。この回路は、大 きな容量性負荷を駆動する際に突入電流を低減し、過負 荷電流を最小化することで、システムの信頼性を向上させ ます。本デバイスは、過負荷およびオープン負荷の検出 などの負荷診断機能を高めることができる高精度の負荷 電流検出機能も備えているため、よりよい予知保全が可能 です。

TPS1HTC100-Q1 は、小型の 14 ピン、5mm × 6.4mm、 ピン ピッチ 0.65mm の HTSSOP リード付きパッケージで 供給され、PCB のフットプリントを最小化できます。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	パッケージ サイズ ⁽²⁾
TPS1HTC100-Q1	PWP (HTSSOP, 14)	5mm × 6.4mm

- 利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



代表的なアプリケーション回路図



Table of Contents

1 特長1	7.2 Fun
2 アプリケーション1	7.3 Fea
3 概要1	7.4 Dev
4 Pin Configuration and Functions3	8 Applica
4.1 Recommended Connections for Unused Pins3	8.1 App
5 Specifications4	8.2 Typi
5.1 Absolute Maximum Ratings4	8.3 Pow
5.2 ESD Ratings4	8.4 Lay
5.3 Recommended Operating Conditions4	9 Device
5.4 Thermal Information5	9.1 Doc
5.5 Electrical Characteristics5	9.2ドキ
5.6 SNS Timing Characteristics8	9.3 サポ
5.7 Switching Characteristics9	9.4 Trad
5.8 Timing Diagrams10	9.5 静電
5.9 Typical Characteristics12	9.6 用語
6 Parameter Measurement Information14	10 Revisi
7 Detailed Description14	11 Mecha
7.1 Overview14	Informa

7.2 Function	nal Block Diagram	15
7.3 Feature	Description	15
	Functional Modes	
8 Application	and Implementation	28
8.1 Applicat	tion Information	28
	Application	
• •	Supply Recommendations	
8.4 Layout		32
9 Device and	Documentation Support	35
9.1 Docume	entation Support	35
9.2ドキュメン	/トの更新通知を受け取る方法	35
9.3 サポート	・リソース	35
9.4 Tradem	arks	35
	改電に関する注意事項	
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
	History	
	al, Packaging, and Orderable	
Information		35

4 Pin Configuration and Functions




図 4-1. PWP Package, 14-Pin HTSSOP (Top View)

表 4-1. Pin Functions

F	PIN	TYPE ⁽¹⁾	DESCRIPTION		
NO. NAME		ITPE(')	DESCRIPTION		
1	GND	Power	Ground of device. Connect to resistor- diode ground network to have reverse battery protection.		
2	EN	I	Input control for channel activation, internal pulldown.		
3	DIAG_EN	I	Enable-disable pin for diagnostics, internal pulldown.		
4	FAULT	0	Open drain global fault output. Referred to FLT, or fault pin.		
5	LATCH	I	Thermal shutdown behavior, latch off or auto retry, internal pull down.		
6	SNS	0	Output corresponding sense value based on sense ratio.		
7	ILIM	0	Adjustable current limit. Short to ground or leave floating if external current limit is not used.		
11	NC	N/A	No internal connection.		
8, 9, 10	VOUT	Power	Output of high side switch, connected to load.		
12, 13, 14	VS	Power	Power supply.		
Thermal Pad	Pad	_	Thermal pad, internally shorted to ground.		

⁽¹⁾ I = input, O = output, N/A = not applicable

4.1 Recommended Connections for Unused Pins

TPS1HTC100-Q1 is designed to provide an enhanced set of diagnostic and protection features. However, if the system design only allows for a limited number of I/O connections, some pins can be considered as optional.

表 4-2. Connections for Optional Pins

PIN NAME	CONNECTION IF NOT USED	IMPACT IF NOT USED
SNS	Ground through 1kΩ resistor	Analog sense is not available.
LATCH	Float or ground through R _{PROT} resistor	With LATCH unused, the device performs an auto-retry after a fault. If latched behavior is desired, but the system describes limited I/O, it is possible to use one microcontroller output to control the latch function of several high-side channels.
ILIM	Float	If the ILIM pin is left floating, the device is set to the default internal current-limit threshold. This is considered a fault state for the device.
FAULT	Float	If the FAULT pin is unused, the system cannot read faults from the output.
DIAG_EN	Float or ground through R _{PROT} resistor	With DIAG_EN unused, the analog sense, open-load, and short-to-battery diagnostics are not available.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

3



5 Specifications

5.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Continuous supply voltage, V _S with respect to IC GND		-0.7	64	V
Continuous supply voltage, V _{OUT} with respect to IC GND		-60	64	V
Transient (< 100µs) voltage at the supply pin, V _S with re	spect to IC GND	-0.7	81	V
Enable pin voltage, V _{EN}		-1	6	V
LATCH pin voltage, V _{LATCH}		-1	6	V
DIAG_EN pin voltage, V _{DIAG_EN}		-1	6	V
Sense pin voltage, V _{SNS}		-1	6	V
FAULT pin voltage, V FAULT		-1	6	V
Reverse ground current, I _{GND}	V _S < 0V		-50	mA
Storage temperature, T _{stg}		-65	150	°C

Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	All pins except VS and VOUT	±2000	V
V _{ESD}	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	VS and VOUT with respect to GND	±4000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	All pins	±750	V

- JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V _{S_OP_NOM}	Nominal supply voltage	6.0	60	V
V _{EN}	Enable voltage	-1	5.5	V
V _{LATCH}	LATCH pin voltage, V _{LATCH}	-1	5.5	V
V _{DIAG_EN}	Diagnostic Enable voltage	-1	5.5	V
V _{FAULT}	FAULT pin voltage	-1	5.5	V
V _{SNS}	Sense voltage	-1	5.5	V
T _A	Operating free-air temperature	-40	125	°C

Product Folder Links: TPS1HTC100-Q1

All operating voltage conditions are measured with respect to device GND

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

5.4 Thermal Information

		TPS1HTC100-Q1	
	THERMAL METRIC ⁽¹⁾ (2)	PWP (HTSSOP)	UNIT
		14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	33.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	34.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	10.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	10.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	2.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the SPRA953 application report.
- (2) The thermal parameters are based on a 4-layer PCB according to the JESD51-5 and JESD51-7 standards.

5.5 Electrical Characteristics

 $V_S = 6V$ to 60V, $T_A = -40$ °C to 125°C (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
VS SUPPL	Y VOLTAGE AND CURREN	NT				<u> </u>	
IL _{NOM}	Continuous load current	V _{EN} = 0V	T _{AMB} = 85°C		4		Α
	V guisseent surrent	\/ - F\/ - 00	V _{DIAG_EN} = 0V		0.98	1.3	mA
I _{Q, VS}	V _S quiescent current	$V_{EN} = 5V$, $I_{OUT} = 0A$	V _{DIAG_EN} = 5V		1.2	1.65	mA
	Total device standby	V _{EN} = V _{DIAG} _{EN} = 0V,	$T_J = -40$ °C to 85°C		0.25	0.7	μA
I _{STBY, VS}	current (including MOSFET)	V _{OUT} = 0V	T _J = 150°C		0.83	11	μΑ
1	Output leakage current	$V_{EN} = 0V$, $V_{OUT} = 0V$,	T _J = -40°C to 85°C			1.3 1.65 0.7	μA
I _{OUT} (STBY)	Output leakage current	V _{DIAG} = 0V	T _J = 150°C		0.28	10	μA
t _{STBY}	Standby mode delay time	V _{EN} = V _{DIAG_EN} = 0V to st	= V _{DIAG_EN} = 0V to standby		20		ms
VS UNDEF	RVOLTAGE LOCKOUT (UV	LO) INPUT					
V _{S,UVLOR}	V _S undervoltage lockout rising		Measured with respect to the GND pin of the device			5.75	V
V _{S,UVLOF}	V _S undervoltage lockout falling	- Measured with respect to				4.85	V
VDS CLAN	1P	1					
\ /	V slaven valtare	FFT 21177274 - 4072 A	V _S = 24V	70	78.9	84.5	V
V _{DS,Clamp}	V _{DS} clamp voltage	FET current = 10mA	V _S = 6V	48	53	58	V
RON CHAI	RACTERISTICS		1			'	
			T _J = 25°C		83		mΩ
R _{ON}	On-resistance	0.5A ≤ I _{OUT} ≤ 3A	T _J = 125°C			168	mΩ
			T _J = 150°C			180	mΩ
R _{ON(REV)}	On-resistance during reverse polarity	$0.5A \le I_{OUT} \le 3A, V_S = -$ 24V	T _J = -40°C to 150°C			180	mΩ
CURRENT	LIMIT CHARACTERISTIC	S					
K _{CL}	Current Limit Ratio		I _{CL, typ} = 0.92A		46		A × kΩ
K _{CL}	Current Limit Ratio		I _{CL, typ} = 1.96A		48.9		A × kΩ
K _{CL}	Current Limit Ratio		I _{CL, typ} = 3.0A		50.1		A × kΩ
K _{CL}	Current Limit Ratio		I _{CL, typ} = 5.3A		53.2		A × kΩ

資料に関するフィードバック(ご意見やお問い合わせ)を送信

5



5.5 Electrical Characteristics (続き)

 V_S = 6V to 60V, T_A = -40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
			R _{ILIM} = 50kΩ	0.73	0.92	1.11	Α
CL_LINPK CL_LIN			$R_{ILIM} = 25k\Omega$	1.5	1.96	2.3	Α
		Short circuit condition,	$R_{ILIM} = 16.7k\Omega$	2.3	3.0	3.5	Α
I _{CL}	Current Limit level	V _{DS} = 1V	R _{ILIM} = 10kΩ	4	5.3	6.3	Α
			R _{ILIM} = Open or Out of range	3.05	3.5	4.3	Α
			R _{ILIM} = GND	6.1	7.3	8.6	Α
I _{CL_LINPK}	Overcurrent Limit Threshold ⁽¹⁾	Overload condition	R _{ILIM} = 25kΩ			1.5 × I _{CL}	Α
I _{ILIM_ENPS}	Peak current enabling into permanent short		R _{ILIM} = 10kΩ			1.2 × I _{CL}	А
t _{IOS}	Short circuit response time	VS = 24V			0.5		μs
THERMAL	SHUTDOWN CHARACTER	RISTICS	•				
T _{ABS}	Thermal shutdown				165		°C
T _{REL}	Relative thermal shutdown				60		°C
t _{RETRY}	Retry time ⁽²⁾	Time from fault shutdowr (thermal shutdown).	n until switch re-enable		2		ms
Fault Response	Fault reponse to Thermal Shutdown			Configura	ble via Lat	ch pin	
T _{HYS}	Absolute Thermal shutdown hysteresis				10		°C
FAULT PIN	CHARACTERISTICS					-	
V _{FAULT}	FAULT low output voltage	I _{FAULT} = 2.5mA				0.5	V
t _{FAULT_FLT}	Fault indication-time	Time between fault and l	AULT asserting			75	μs
t _{FAULT_SNS}	Fault indication-time	V _{DIAG_EN} = 5V Time between fault and I	_{SNS} settling at V _{SNSFH}			106	μs
CURRENT	SENSE CHARACTERISTIC	cs contract the same of the sa				I.	
K _{SNS}	Current sense ratio	I _{OUT} = 1A			800		A/A

5.5 Electrical Characteristics (続き)

 $V_S = 6V$ to 60V, $T_A = -40$ °C to 125°C (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
			- 40		5		mA
			I _{OUT} = 4A	-5	,	6	%
					3.75		mA
SNS PIN C SNSFH SNSFLT SNSIeak OPEN LOA OL_OFF DL_OFF			I _{OUT} = 3A	-5		5	%
					2.5		mA
			I _{OUT} = 2A	-5		5	%
					1.25		mA
			I _{OUT} = 1A	-5		5	%
					0.625		mA
			I _{OUT} = 0.5A	-6	-	6	%
					0.3125		mA
SNS PIN CI VSNSFH SNSFLT SNSIeak VS_ISNS OPEN LOA	Current sense current	$V_{EN} = V_{DIAG_EN} = 5V$	I _{OUT} = 250mA	-10		10	%
					0.1875		mA
			I _{OUT} = 150mA	-10		10	%
SNS PIN CH SNSFH SNSFLT SNSIeak SISNS OPEN LOAE OL_OFF OL_OFF OL_OFF OL_OFF OL_OFF OL_OFF OL_OFF					0.075		mA
			I _{OUT} = 60mA	-25		25	%
					0.0375		mA
			I _{OUT} = 30mA	-25		25	%
			I _{OUT} = 25mA		0.03125		mA
				-30		30	%
			I _{OUT} = 10mA		0.011		mA
				-30		30	%
SNS PIN C	CHARACTERISTICS	I					
		V _{DIAG} EN = 5V		4.5	5	5.77	V
	V _{SNS} fault high-level	V _{DIAG_EN} = 3.3V, R _{SNS} =Open		3.3	3.95	4.4	V
		V _{DIAG} EN = V _{IH}		2.9	3.2	3.5	V
SNSFLT	I _{SNS} fault high-level	V _{DIAG} EN > V _{IH,DIAG} EN		5.2	6.4		mA
SNSleak	I _{SNS} leakage	V _{DIAG EN} = 5V, IL = 0mA				1.3	μA
,	V _S for full current sense	V _{DIAG_EN} = 3.3V		5.9			V
V _{S_ISNS}	and fault functionality			7.1			V
OPEN LO	AD DETECTION CHARACT	Ven = V_DIAG_EN = 5V VDIAG_EN = 5V VDIAG	1				
V _{OL_OFF}	OFF state open-load (OL) detection voltage	V _{EN} = 0V, V _{DIAG_EN} = 5V		1.4	2	2.6	V
	OFF state open-load		V _S = 6V	110	133	5 5 5 6 10 10 25 25 30 30 5.77 4.4 3.5 1.3	kΩ
R _{OL_OFF}	(OL) detection internal	$V_{EN} = 0V$, $V_{DIAG_EN} = 5V$	V _S = 24V	114	140	166	kΩ
	pull-up resistor		V _S = 48V	120	140	30 5.77 4.4 3.5 1.3 2.6 150 166 166	kΩ
OL_OFF	OFF state open-load (OL) detection deglitch time				480	1050	μs
OL_OFF_1	OL_OFF and STB indication-time from EN falling				310	905	μs
LOI OEE 2	OL and STB indication-	$V_{EN} = 0V, V_{DIAG_EN} = 0V$	to 5V			1080	μs

資料に関するフィードバック(ご意見やお問い合わせ)を送信

1



5.5 Electrical Characteristics (続き)

 V_S = 6V to 60V, T_A = -40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IL, DIAG_EN}	Input voltage low-level	No GND Network			0.8	V
V _{IH, DIAG_EN}	Input voltage high-level	No GND Network	1.5			V
V _{IHYS,} DIAG_EN	Input voltage hysteresis			270		mV
R _{DIAG_EN}	Internal pulldown resistor		200	350	500	kΩ
I _{IL, DIAG_EN}	Input current low-level	$V_{DIAG_EN} = 0.8V, V_{EN} = 0V$		8.0		μA
I _{IH, DIAG_EN}	Input current high-level	V _{DIAG_EN} = 5V		14		μA
EN PIN CH	ARACTERISTICS				'	
V _{IL, EN}	Input voltage low-level	No GND Network			8.0	V
V _{IH, EN}	Input voltage high-level	No GND Network	1.5			V
V _{IHYS, EN}	Input voltage hysteresis			300		mV
R _{EN}	Internal pulldown resistor		200	350	500	kΩ
I _{IL, EN}	Input current low-level	V _{EN} = 0.8V		2.2		μA
I _{IH, EN}	Input current high-level	V _{EN} = 5V		14		μA
LATCH PIN	CHARACTERISTICS					
V _{IL, LATCH}	Input voltage low-level	No GND Network			8.0	V
V _{IH, LATCH}	Input voltage high-level	No GND Network	1.5			V
V _{IHYS,} LATCH	Input voltage hysteresis			270		mV
R _{LATCH}	Internal pulldown resistor		0.7	1	1.3	ΜΩ
I _{IL, LATCH}	Input current low-level	V _{LATCH} = 0.8V		0.77		μA
I _{IH, LATCH}	Input current high-level	V _{LATCH} = 5V		5		μA

⁽¹⁾ The maximum current output under overload condition before current limit regulation.

5.6 SNS Timing Characteristics

 V_S = 6V to 60V, T_A = -40°C to 125°C (unless otherwise noted), parameters not tested in production

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SNS TIMI	NG - CURRENT SENSE				<u>'</u>	
^T SNSION1 50% of	Settling time from rising edge of DIAG_EN	V_{EN} = 5V, V_{DIAG_EN} = 0V to 5V, R_{SNS} = 1k Ω , I_L = 1A			15	
	50% of V _{DIAG_EN} to 90% of settled ISNS	V_{EN} = 5V, V_{DIAG_EN} = 0V to 5V, R_{SNS} = 1k Ω , I_L = 50mA			80	μs
t _{SNSION2}	Settling time from rising edge of EN and DIAG_EN 50% of V _{DIAG_EN} V _{EN} to 90% of settled ISNS	$V_{EN} = V_{DIAG_EN} = 0V \text{ to } 5V$ $V_{S} = 24V R_{SNS} = 1 k\Omega, I_{L} = 1A$			200	μs
t _{SNSION3}	Settling time from rising edge of EN 50% of V _{EN} to 90% of settled ISNS	$V_{EN} = 0V \text{ to } 5V, V_{DIAG_EN} = 5V$ $R_{SNS} = 1k\Omega, I_L = 1A$			200	μs
t _{SNSIOFF}	Settling time from falling edge of DIAG_EN	$V_{EN} = 5V$, $V_{DIAG_EN} = 5V$ to $0V$ $R_{SNS} = 1k\Omega$, $R_L = 48\Omega$			20	μs
t _{SETTLEH}	Settling time from rising edge of load step.	$V_{EN} = V_{DIAG_EN} = 5V$ $R_{SNS} = 1k\Omega$, $I_{OUT} = 0.5A$ to 3A			20	μs
t _{SETTLEL}	Settling time from falling edge of load step.	$V_{EN} = V_{DIAG_EN} = 5V$ $R_{SNS} = 1k\Omega$, $I_{OUT} = 3A$ to 0.5A			20	μs

⁽²⁾ Data not tested in production.

5.6 SNS Timing Characteristics (続き)

 V_S = 6V to 60V, T_A = -40°C to 125°C (unless otherwise noted), parameters not tested in production

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{SNSFH}		$V_{DIAG_EN} = V_{EN} = 0V \text{ to } 5V$ $R_{SNS} = 1k\Omega$, $I_{OUT} = 5mA$ $C_{OUT} = 15\mu F$	60			μs


5.7 Switching Characteristics

 $V_S = 48V$, $R_I = 120\Omega$, $T_A = -40^{\circ}$ C to 125° C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Turn-on delay time (from standby)		28	55	70	μs
t _{DR}	Turn-on delay time (from active, diagnostic, or standby delay)	50% of EN to 20% of VOUT	20	47	65	μs
t _{DF}	Turn-off delay time	50% of EN to 80% of VOUT	20	65	98	μs
SR _R	VOUT rising slew rate	20% to 80% of V _{OUT}	0.1	0.47	0.7	V/µs
SR _F	VOUT falling slew rate	80% to 20% of V _{OUT}	0.1	0.56	0.82	V/µs
t _{ON}	Turn-on time (from standby)	50% of EN to 80% of VOUT		120	200	μs
t _{OFF}	Turnoff time	50% of EN to 20% of VOUT		117	200	μs
t _{ON} - t _{OFF}	Turn-on and off matching	1ms ON time switch enable pulse	-25		70	μs
t _{ON_pw}	Minimum VOUT ON pulse width	200μs ON time switch enable pulse, VOUT @90% of VS, F = f _{max}	60		134	μs
t _{OFF_pw}	Minimum VOUT OFF pulse width	200µs OFF time switch enable pulse, VOUT @20% of VS, F = f _{max}	82	130	175	μs
Δ_{PWM}	PWM accuracy - average load current	200μs enable pulse, F = f _{max}	-15		15	%




5.8 Timing Diagrams



Rise and fall time of V_{EN} is 100ns.

図 5-1. Switching Characteristics Definitions






Rise and fall times of control signals are 100ns. Control signals include: EN, DIA_EN.


図 5-2. SNS Timing Characteristics Definitions



5.9 Typical Characteristics



5.9 Typical Characteristics (continued)





6 Parameter Measurement Information




図 6-1. Parameter Definitions

7 Detailed Description

7.1 Overview

The TPS1HTC100-Q1 is a automotive, single-channel, fully-protected, high-side power switch with an integrated NMOS power FET and charge pump rated to 60V DC tolerance. Full diagnostics and high-accuracy current-sense features enable intelligent control of the load. Low logic high threshold, V_{IH}, of 1.5V on the input pins allow use of MCUs down to 1.8V. A programmable current-limit function greatly improves the reliability of the whole system. The device diagnostic reporting has two pins to support both digital status and analog current-sense output, for multiplexing the MCU analog or digital interface among devices.

The digital status report is implemented with an open-drain structure on the fault pin. When a fault condition occurs, the pin is pulled down to GND. An external pullup is required to match the microcontroller supply level. High-accuracy current sensing allows a better real-time monitoring effect and more-accurate diagnostics without further calibration. A current mirror is used to source 1 / K_{SNS} of the load current, which is reflected as voltage on the SNS pin. K_{SNS} is a constant value across temperature and supply voltage. The SNS pin can also report a fault by forcing a voltage of V_{SNSFH} that scales with the diagnostic enable voltage so that the max voltage seen by the system ADC is within an acceptable value. This removes the need for an external Zener diode or resistor divider on the SNS pin.


The external high-accuracy current limit allows setting the current limit value by application. The external high-accuracy current limit highly improves the reliability of the system by clamping the inrush current effectively under start-up or short-circuit conditions. Also, the external high-accuracy current limit can save system costs by reducing PCB trace, connector size, and the preceding power-stage capacity. An internal current limit can also be implemented in this device. The lower value of the external or internal current-limit value is applied.

An active drain to source voltage clamp is built in to address switching off the energy of inductive loads, such as relays, solenoids, pumps, motors, and so forth. During the inductive switching-off cycle, both the energy of the power supply (E_{BAT}) and the load (E_{LOAD}) are dissipated on the high-side power switch itself. With the benefits of process technology and excellent IC layout, the TPS1HTC100-Q1 device can achieve excellent energy dissipation capacity, which can help save the need of using external free-wheeling circuitry in most cases.

The TPS1HTC100-Q1 device can be used as a high-side power switch for a wide variety of resistive, inductive, and capacitive loads, including the low-wattage bulbs, LEDs, relays, solenoids, and heaters.

Copyright © 2024 Texas Instruments Incorporated

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Accurate Current Sense

The high-accuracy current-sense function is internally implemented, which allows real-time monitoring and more-accurate diagnostics without further calibration. A current mirror is used to source 1 / K_{SNS} of the load current, flowing out to the external resistor between the SNS pin and GND, and reflected as voltage on the SNS pin.

 K_{SNS} is the ratio of the output current and the sense current. The accuracy values of K_{SNS} quoted in the electrical characteristics do take into consideration temperature and supply voltage. Each device was internally calibrated while in production, so post-calibration by users is not required in most cases.

The maximum voltage out on the SNS pin is clamped to V_{SNSFH}, which is the fault voltage level. To make sure that this voltage is not higher than the system can tolerate, TI has correlated the voltage coming in on the DIAG_EN pin with the maximum voltage out on the SNS pin. If DIAG_EN is between V_{IH} and 3.3V, the maximum output on the SNS pin is approximately 3.3V. However, if the voltage at DIAG_EN is above 3.3V, then the fault SNS voltage, V_{SNSFH}, tracks that voltage up to 5V. Tracking is done because the GPIO voltage output that is powering the diagnostics through DIAG_EN is close to the maximum acceptable ADC voltage within the same microcontroller. Therefore, the sense resistor value, R_{SNS}, can be chosen to maximize the range of currents needed to be measured by the system. The R_{SNS} value must be chosen based on application need. The minimum R_{SNS} value is usually bounded by the ADC minimum acceptable voltage, V_{ADC.min}, for the smallest load current needed to be measured by the system, I_{LOAD,min}. The maximum R_{SNS} value is chosen to ensure the V_{SNS} voltage is below the V_{SNSFH} value so that the system can determine faults. This difference between the maximum readable current through the SNS pin, $I_{LOAD,max} \times R_{SNS}$, and the V_{SNSFH} is called the headroom voltage, V_{HR}. The headroom voltage is determined by the system but is important so that there is a difference between the maximum readable current and a fault condition. Therefore, the maximum R_{SNS} value can be the V_{SNSFH} minus the V_{HR} times the sense current ratio, K_{SNS} divided by the maximum load current the system must measure, I_{LOAD.max}. In most cases the following boundary equation can be used to determine the R_{SNS} value.

$$V_{ADC,min} \times K_{SNS} / I_{LOAD,min} \le R_{SNS} \le (V_{SNSFH} - V_{HR}) \times K_{SNS} / I_{LOAD,max}$$
(1)

In some applications, where there is a higher load current range the above boundary equation can only satsify either the lower or upper bound. In these cases, more emphasis can be put on the lower measurable current values which increases R_{SNS} . Likewise, if the higher currents are of more interest the R_{SNS} can be decreased.




図 7-1. Voltage Indication on the Current-Sense Pin

The maximum current the system wants to read, $I_{LOAD,max}$, must be below the current-limit threshold because after the current-limit threshold is tripped the V_{SNS} value goes to V_{SNSFH} . Additionally, currents being measured can be up to the maximum ILIM value but the current sense output accuracy is not specified above the maximum rated value in the Current Sense Characteristics.




図 7-2. Current-Sense and Current-Limit Block Diagram

Because this scheme adapts based on the voltage coming in from the MCU, there is no need to have a Zener diode on the SNS pin to protect from high voltages.

7.3.2 Programmable Current Limit

A high-accuracy current limit allows higher reliability, which protects the power supply during short circuit or power up. Also, a high-accuracy current limit can save system costs by reducing PCB traces, connector size, and the capacity of the preceding power stage.

Current limit offers protection from over-stressing to the load and integrated power FET. Current limit holds the current at the set value, and pulls up the SNS pin to V_{SNSFH} and asserts the \overline{FAULT} pin as diagnostic reports. The three current-limit thresholds are:

External programmable current limit -- An external resistor, R_{ILIM} is used to set the channel current limit.
When the current through the device exceeds I_{LIM_REG} (current limit threshold), a closed loop steps in immediately. V_{GS} voltage regulates accordingly, leading to the V_{DS} voltage regulation. When the closed loop is set up, the current is clamped at the set value. The external programmable current limit provides the capability to set the current-limit value by application.

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated

Additionally this value can be dynamically changed by changing the resistance on the ILIM pin. This can be seen in the Applications Section.

- Internal current limit: I_{LIM} pin shorted to ground -- If the external current limit is out of range on the lower end
 or the I_{LIM} pin is shorted to ground, the internal current limit is fixed. To use the internal current limit for largecurrent applications, tie the I_{LIM} pin directly to the device GND.
- Internal current limit: I_{LIM_REG} pin open -- If the external resistor is out of range on the higher end or the ILIM pin is open, the current limit reverts to half the nominal current limit range. This level is still above the nominal operation for the device to operate in DC steady state but is low enough that if a pin fault occurs and the R_{ILIM} opens up, the current does not default to the highest rating and put additional stress on the power supply.

Both the internal current limit ($I_{lim,nom}$) and external programmable current limit are always active when V_S is powered and EN is high. The lower value one (of I_{LIM} and the external programmable current limit) is applied as the actual current limit. The typical deglitch time for the current limit to assert is 2.5 μ s.

Note that if a GND network is used (which leads to the level shift between the device GND and board GND), the ILIM pin must be connected with device GND. Calculate R_{LIM} with $\gtrsim 2$.

$$R_{LIM REG} = K_{CL} / I_{LIM REG}$$
 (2)

For better protection from a hard short-to-GND condition (when V_S and input are high and a short to GND happens suddenly), an open-loop fast-response behavior is set to turn off the channel, before the current-limit closed loop is set up. With this fast response, the device can achieve better inrush-suppression performance.

For more information about the current limiting feature, see セクション 7.3.4.1.

7.3.2.1 Capacitive Charging

☑ 7-3 shows the typical set up for a capacitive load application and the internal blocks that function when the device is used. Note that all capacitive loads have an associated "load" in parallel with the capacitor that is described as a resistive load but in reality it can be inductive or resistive.




図 7-3. Capacitive Charging Circuit

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

17



The second key care about for this application is to make sure that the capacitive load can be charged up completely without the device hitting thermal shutdown. This is because if the device hits thermal shutdown during the charging, the resistive nature of the load in parallel with the capacitor starts to discharge the capacitor over the duration the TPS1HTC100-Q1 is off. Note that there are some applications with high enough load impedance that the TPS1HTC100-Q1 hitting thermal shutdown and trying again is acceptable; however, for the majority of applications the system must be designed so that the TPS1HTC100-Q1 does not hit thermal shutdown while charging the capacitor.

With the current clamping feature of the TPS1HTC100-Q1, capacitors can be charged up at a lower inrush current than other high current limit switches. This lower inrush current means that the capacitor takes a little longer to charge all the way up.

For more information about capacitive charging with high side switches, see the *How to Drive Resistive*, *Inductive*, *Capacitive*, *and Lighting Loads* application note. This application note has information about the thermal modeling available along with quick ways to estimate if a high side switch is able to charge a capacitor to a given voltage.

7.3.3 Inductive-Load Switching-Off Clamp

When an inductive load is switching off, the output voltage is pulled down to negative, due to the inductance characteristics. The power FET can break down if the voltage is not clamped during the current decay period. To protect the power FET in this situation, an internal drain to gate clamp, namely the $V_{DS,clamp}$ is used to clamp the voltage between the drain and source of the device.

$$V_{DS,clamp} = V_{BAT} - V_{OUT}$$
 (3)

During the current-decay period (T_{DECAY}), the power FET is turned on for inductive energy dissipation. Both the energy of the power supply (E_{BAT}) and the load (E_{LOAD}) are dissipated on the high-side power switch itself, which is called E_{HSD} . If resistance is in series with inductance, some of the load energy is dissipated in the resistance.

$$E_{HSD} = E_{BAT} + E_{LOAD} = E_{BAT} + E_{L} - E_{R}$$
(4)

From the high-side power switch view, E_{HSD} equals the integration value during the current decay period.

$$E_{HSD} = \int_{0}^{T_{DECAY}} V_{DS,clamp} \times I_{OUT}(t) dt$$
 (5)

$$T_{DECAY} = \frac{L}{R} \times ln \left(\frac{R \times I_{OUT(MAX)} + |V_{OUT}|}{|V_{OUT}|} \right)$$
 (6)

$$E_{HSD} = L \times \frac{V_{BAT} + |V_{OUT}|}{R^2} \times \left[R \times I_{OUT(MAX)} - |V_{OUT}| In \left(\frac{R \times I_{OUT(MAX)} + |V_{OUT}|}{|V_{OUT}|} \right) \right]$$
(7)

When R approximately equals 0, E_{HSD} can be given simply as:

$$E_{HSD} = \frac{1}{2} \times L \times I_{OUT(MAX)}^2 \frac{V_{BAT} + |V_{OUT}|}{R^2}$$
(8)




図 7-4. Driving Inductive Load




図 7-5. Inductive-Load Switching-Off Diagram

As discussed previously, when switching off, battery energy and load energy are dissipated on the high-side power switch, which leads to the large thermal variation. For each high-side power switch, the upper limit of the maximum safe power dissipation depends on the device intrinsic capacity, ambient temperature, and board dissipation condition.



7.3.4 Full Protections and Diagnostics

Current Sensing is active when DIAG_EN enabled. When DIAG_EN is low, current sense is disabled. The SNS output is in high-impedance mode.

表 7-1. DIAG_EN Logic Table

DIAG_EN	EN Condition	Protections and Diagnostics			
HIGH	HIGH	See Fault Table			
TilGit	LOW				
	HIGH	Diagnostics disabled, FAULT and SNS			
LOW	LOW	output set to high impedance. Protection is normal.			

表 7-2. DIAG EN=HIGH Status Table

Conditions	EN	VOUT	FAULT	SNS	Behavior	Recovery
Normal	L	L	Hi-Z	0	Normal	
Normai	Н	Н	Hi-Z	I _{Load} / K _{SNS}	Normal	
Overcurrent	Н	V _S - I _{LIM} *R _{LOAD}	L	V_{SNSFH}	Holds the current at the current limit until thermal shutdown	
Overvoltage	Н	H→L	L	V _{SNSFH}	Channel turns off if $V_S > V_{S,OVPR}$, turns back on if $V_S < V_{S,OVPRF}$	
STG, Relative Thermal Shutdown, Absolute Thermal Shutdown	н	H→L	L	V _{SNSFH}	Shuts down when devices hits relative or absolute thermal shutdown	Auto retries when T _{HYS} is met and time has been longer than t _{RETRY} amount of time
Ones lead	Н	Н	Hi-Z	I _{Load} / K _{SNS} = approximately 0	Normal behavior, user can judge if it is an open load or not	
Open load	L	Н	L	V_{SNSFH}	Internal pullup resistor is active. If $V_S - V_{OUT} < V_{OL}$ then fault active	Clears when fault goes away
Reverse Polarity	x	x	х	x	Channel turns on to lower power dissipation. Current into ground pin is limited by external ground network	

7.3.4.1 Short-Circuit and Overload Protection

TPS1HTC100-Q1 provides output short-circuit protection to make sure that the device prevents current flow in the event of a low impedance path to GND, removing the risk of damage or significant supply droop. The device is specified to protect against short-circuit events regardless of the state of the ILIM pins and with up to 60V supply at 125°C.

 \boxtimes 7-6 shows the behavior of TPS1HTC100-Q1 when a short-circuit occurs and the device is in the on-state and already outputting current. When the internal pass FET is fully enabled, the current clamping settling time is slower so to make sure overshoot is limited, the device implements a fast trip level at a level I_{OVCR} . When this fast trip threshold is hit, the device immediately shuts off for a short period of time before quickly re-enabling and clamping the current to I_{CL} level after a brief transient overshoot to the higher peak current (I_{CL} ENPS) level. The

Product Folder Links: TPS1HTC100-Q1

Copyright © 2024 Texas Instruments Incorporated

device then keeps the current clamped at the regulation current limit until the thermal shutdown temperature is hit and the device safely shuts off.




図 7-6. On-State Short-Circuit Behavior

Overload Behavior shows the behavior of the TPS1HTC100-Q1 when there is a small change in impedance that sends the load current above the I_{CL} threshold. The current rises to I_{CL_LINPK} above the regulation level. Then the current limit regulation loop kicks in and the current drops to the I_{CL} value.




図 7-7. Overload Behavior

In all of these cases, the internal thermal shutdown is safe to hit repetitively. There is no device risk or lifetime reliability concerns from repeatedly hitting this thermal shutdown level.

7.3.4.2 Open-Load Detection

When the main channel is enabled faults are diagnosed by reading the voltage on the SNS pin and judged by the user.

In the off state, if a load is connected, the output voltage is pulled to 0V. In the case of an open load, the output voltage is close to the supply voltage, $V_S - V_{OUT} < V_{ol,off}$. The FLT pin goes low to indicate the fault to the MCU, and the SNS pin is pulled up to V_{SNSFH} . There is always a leakage current $I_{ol,off}$ present on the output, due to the internal logic control path or external humidity, corrosion, and so forth. Thus, TI implemented an internal pullup resistor to offset the leakage current. This pullup current must be less than the output load current to avoid false detection in the normal operation mode. To reduce the standby current, TI implimented a switch in series with the pullup resistor controlled by the DIAG_EN pin. The pull up resistor value is $R_{pu} = 150 k\Omega$.





図 7-8. Open-Load Detection Circuit

7.3.4.3 Thermal Protection Behavior

The thermal protection behavior can be split up into three categories of events that can happen. 🗵 7-9 shows each of these categories.

- Relative thermal shutdown: The device is enabled into an overcurrent event. The DIAG_EN pin is high so that diagnostics can be monitored on SNS and FLT (however, DIAG_EN being high is not necessary for all protection features to function). The output current rises up to the I_{ILIM} level and the FLT goes low while the SNS goes to V_{SNSFH}. With this large amount of current going through, the junction temperature of the FET increases rapidly with respect to the controller temperature. When the power FET temperature rises T_{REL} amount above the controller junction temperature $\Delta T = T_{FET} - T_{CON} > T_{REL}$, the device shuts down. The faults are continually shown on SNS and FLT and the part waits for the t_{RETRY} timer to expire. When t_{RETRY} timer expires, because the LATCH pin is low and EN is still high, the device comes back on into this I_{ILIM} condition.
- 2. Absolute thermal shutdown: The device is still enabled in an overcurrent event with DIAG_EN high and LATCH still low. However, in this case the junction temperature rises up and hits an absolute reference temperature, T_{ABS} , and then shuts down. The device does not recover until both $T_J < T_{ABS} - T_{hys}$ and the t_{RETRY} timer has expired.
- Latch-off mode: The device is enabled into an overcurrent event. The DIAG_EN pin is high so that diagnostics can be monitored on SNS and FLT. The output current rises up to the I_{ILIM} level and the FLT goes low while the SNS goes to V_{SNSFH}. If the part shuts down due to a thermal fault, either relative thermal shutdown or absolute thermal shutdown, the device does not enable the channel until either the LATCH pin OR the EN pin is toggled.





7.3.4.4 UVLO Protection

The device monitors the supply voltage V_S to prevent unpredicted behaviors in the event that the supply voltage is too low. When the supply voltage falls down to V_{UVLOF}, the output stage is shut down automatically. When the supply rises up to V_{UVLOR}, the device turns on. If an overcurrent event trips the UVLO threshold, the device shuts off and comes back on into a current limit normally.



7.3.4.5 Reverse Polarity Protection

Method 1: Blocking diode connected with V_S. Both the device and load are protected when in reverse polarity.




図 7-10. Reverse Protection With Blocking Diode

Method 2 (GND network protection): Only the high-side device is protected under this connection. The load reverse loop is limited by the load itself. Note when reverse polarity happens, the continuous reverse current through the power FET must be less than I_{rev} . Of the three types of ground pin networks, TI strongly recommends type 3 (the resistor and diode in parallel). No matter what types of connection are between the device GND and the board GND, if a GND voltage shift happens, make sure the following proper connections for the normal operation:

- · TI recommends to leave floating.
- Connect the current limit programmable resistor to the device GND.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated




図 7-11. Reverse Protection With GND Network

• **Type 1 (resistor):** The higher resistor value contributes to a better current limit effect during the reverse battery event or negative ISO pulses. However, the higher resistor leads to higher GND shift during normal operation mode. Also, consider the resistor power dissipation.

$$R_{GND} \le \frac{V_{GNDshift}}{I_{nom}}$$
(9)

$$R_{GND} \ge \frac{\left(-V_{CC}\right)}{\left(-I_{GND}\right)} \tag{10}$$

where

- V_{GNDshift} is the maximum value for the GND shift, determined by the HSS and microcontroller. TI suggests a value ≤ 0.6V.
- I_{nom} is the nominal operating current.
- V_{CC} is the maximum reverse voltage seen on the battery line.
- -I_{GND} is the maximum reverse current the ground pin can withstand, which is available in セクション 5.1.

If multiple high-side power switches are used, the resistor can be shared among devices.

- Type 2 (diode): A diode is needed to block the reverse voltage, which also brings a ground shift (≈ 600mV).
 However, an inductive load is not acceptable to avoid an abnormal status when switching off.
- Type 3 (resistor and diode in parallel (recommended)): A peak negative spike can occur when the
 inductive load is switching off, which can damage the HSD or the diode. So, TI recommends a resistor in
 parallel with the diode when driving an inductive load. The recommended selection are 4.7kΩ resistor in
 parallel with an I_F > 200mA diode. If multiple high-side switches are used, the resistor and diode can be
 shared among devices.

7.3.4.6 Protection for MCU I/Os

In many conditions, such as the negative ISO pulse, or the loss of battery with an inductive load, a negative potential on the device GND pin can damage the MCU I/O pins [more likely, the internal circuitry connected to the pins]. Therefore, the serial resistors between MCU and HSS are required.

Product Folder Links: TPS1HTC100-Q1

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

25

Also, for proper protection against loss of GND, TI recommends $10k\Omega$ resistance for the R_{PROT} resistors.




図 7-12. MCU IO Protections

7.3.5 Diagnostic Enable Function

The diagnostic enable pin, DIAG_EN, offers multiplexing of the microcontroller diagnostic input for current sense or digital status, by sharing the same sense resistor and ADC line or I/O port among multiple devices.

In addition, during the output-off period, the diagnostic disable function lowers the current consumption for the standby condition. The three working modes in the device are normal mode, standby mode, and standby mode with diagnostic. If off-state power saving is required in the system, the standby current is <500nA with DIAG_EN low. If the off-state diagnostic is required in the system, the typical standby current is around 1mA with DIAG_EN high.

7.4 Device Functional Modes

7.4.1 Device Functional Modes

During typical operation, the TPS1HTC100-Q1 can operate in a number of states that are described below and shown as a state diagram in \boxtimes 7-13.

OFF - Off state occurs when the device is not powered.

STANDBY - Standby state is a low-power mode used to reduce power consumption to the lowest level. Diagnostic capabilities are not available in standby mode.

STANDBY DELAY - The standby delay state is entered when EN and DIAG_EN are low. After t_{STBY}, if the EN and DIAG_EN pins are still low, the device will go to standby state.

DIAGNOSTIC - Diagnostic state may be used to perform diagnostics while the switch is disabled.

ACTIVE - In active state, the switch is enabled. The diagnostic functions may be turned on or off during active state.




図 7-13. State Diagram

資料に関するフィードバック(ご意見やお問い合わせ)を送信

27



8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The following discussion notes how to implement the device in a typical application with recommended external components.

8.2 Typical Application

図 8-1 shows an example of how to design the external circuitry parameters.




図 8-1. Typical Application Circuitry

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

8.2.1 Design Requirements

COMPONENT	DESCRIPTION	PURPOSE
TVS	SMBJ60CA (optional)	Filter voltage transients coming from battery (ISO7637-2).
C _{VS}	220nF (optional)	Better EMI performance.
C _{IC}	100nF	Minimal amount of capacitance on input for EMI mitigation.
C _{BULK}	10μF (optional)	There to hold the rail for the LDO; however, helps to filter voltage transients on supply rail. Not a requirement.
R _{PROT}	10k	Protection resistor for microcontroller and device I/O pins.
R _{ILIM}	10kΩ–50kΩ	Set current limit threshold.
R _{SNS}	1k	Translate the sense current into sense voltage.
C _{FILTER}	100pF	Coupled with RPROT on the SNS line creates a low pass filter to filter out noise going into the ADC of the MCU.
C _{VOUT}	22nF	Improves EMI performance, filtering of voltage transients.
R _{GND}	4.7kΩ	Stabilize GND potential during turn-off of inductive load.
D _{GND}	MSX1PJ	Keeps GND close to system ground during normal operation.

8.2.2 Detailed Design Procedure

To keep maximum voltage on the SNS pin at an acceptable range for the system, use the following equation to calculate the R_{SNS}. To achieve better current sense accuracy. A 1% accuracy or better resistor is preferred.

$$V_{ADC,min} \times K_{SNS} / I_{LOAD,min} \le R_{SNS} \le (V_{SNSFH} - V_{HR}) \times K_{SNS} / I_{LOAD,max}$$
(11)

表 8-1. Typical Application

-					
Parameter	Value				
V_{DIAG_EN}	5V				
I _{LOAD,max}	4A				
I _{LOAD,min}	20mA				
V _{ADC,min}	5mV				
V _{HR}	1V				

For this application, an RSNS value of approximately 800 Ω can be chosen to satisfy the equation requirements.

$$5mV \times 800 / 20mA \le ≅800 Ω ≤ (5V - 1V) \times 800 / 4A$$
 (12)

In other applications, where there is a higher dynamic current range either more emphasis can be put on the lower end measurable values which increases RSNS. Likewise, if the higher currents are of more interest the RSNS can be decreased.

Having the maximum SNS voltage scale with the DIAG_EN voltage removes the need for a Zener diode on the SNS pin going to the ADC.

To set the programmable current limit value at 5A, use the following equation to calculate the R_{LIM}.

$$R_{LIM} = K_{CL} / I_{LIM} = 50 / 5 = 10k\Omega$$
 (13)

TI recommends R_{PROT} = 10k Ω to ensure the current going into the digital pins (EN, DIAG_EN, LATCH) is limited. TI recommends a 4.7k Ω resistor and 600V, 0.2A diode for the GND network.



8.2.2.1 Dynamically Changing Current Limit

The current limit threshold can be changed dynamically by altering the resistance going from the current limit pin to the ground of the device on the fly. This alteration allows the system to have a different current limit for start-up, when there can be significant inrush current, and during normal operation. The way this is commonly done is by putting two resistors in parallel on the ILIM pin and having a switch to enable or disable one of the resistors. This set-up can be seen in 🗵 8-2. Alternatively, a digital potentiometer can be used to adjust the impedance on the ILIM pin on the fly. Care must be taken so that the capacitance on the ILIM pin is below approximately 100pF to keep the current regulation loop stable. The most common application where this feature is useful is capacitive loads.




図 8-2. Dynamic Changing Current Limit Setup

In a capacitive charging case, the initial current to charge the capacitor is the inrush current. Depending on the system requirements, dynamically changing the current limit can help either charge up a capacitor faster or charge up a larger capacitor. To allow a higher inrush level of current through in the beginning, the switch can be closed making the current limit be according to the equation below.

$$I_{LIM2} = K_{CL}(R_{ILIM1} + R_{ILIM2}) / (R_{ILIM1} \times R_{ILIM2})$$
(14)

When the inrush event is over and the output voltage is charged up, the switch opens and the current limit is just the R_{ILIM1} equivalent level. This timing can be seen in \boxtimes 8-3.




図 8-3. Capacitive Charging Changing Current Limit

Alternatively, if the switch is open, the current limit starts out at a lower value and then the switch can be closed when the capacitance gets charged up. This lower current limit level allows higher value capacitance to be charged up. The timing diagram can be seen in \boxtimes 8-4.




図 8-4. Large Capacitive Charging Changing Current Limit

8.3 Power Supply Recommendations

The device is qualified for both automotive and industrial applications. The normal power supply connection is a 24V automotive system. The supply voltage must be within the range specified in セクション 5.3.



表 8-2. Voltage Operating Ranges

VS VOLTAGE RANGE	NOTE
6V to 10V	Extended lower 24V automotive battery operation such as cold crank and start-stop. Device is fully functional and protected but some parametrics such as R _{ON} , current sense accuracy, current limit accuracy and timing parameters can deviate from specifications. Check the individual specifications in the Electrical Characteristics to confirm the voltage range it is applicable for.
10V to 32V	Nominal 24V automotive battery voltage range. All parametric specifications apply and the device is fully functional and protected.
32V to 60V	Extended upper 24V automotive battery operation such as double battery. Device is fully functional and protected but some parametrics such as timing parameters can deviate from specifications. Check the individual specifications in the Electrical Characteristics to confirm the voltage range it is applicable for.
60V	Load dump voltage. Device is operational and lets the pulse pass through without being damaged and is fully protect against short circuits.

8.4 Layout

8.4.1 Layout Guidelines

To prevent thermal shutdown, T_J must be less than 150°C. If the output current is very high, the power dissipation can be large. The HTSSOP package has good thermal impedance. However, the PCB layout is very important. Good PCB design can optimize heat transfer, which is absolutely essential for the long-term reliability of the device.

- Maximize the copper coverage on the PCB to increase the thermal conductivity of the board. The major heatflow path from the package to the ambient is through the copper on the PCB. Maximum copper is extremely important when there are not any heat sinks attached to the PCB on the other side of the board opposite the package.
- Add as many thermal vias as possible directly under the package ground pad to optimize the thermal conductivity of the board.
- Make sure all thermal vias are either be plated shut or plugged and capped on both sides of the board to prevent solder voids. To make sure of reliability and performance, the solder coverage must be at least 85%.

8.4.2 Layout Example

8.4.2.1 Without a GND Network

Without a GND network, tie the thermal pad directly to the board GND copper for better thermal performance.

Product Folder Links: TPS1HTC100-Q1

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated






図 8-5. Layout Without a GND Network

33

Product Folder Links: TPS1HTC100-Q1



8.4.2.2 With a GND Network

With a GND network, tie the thermal pad with a single trace through the GND network to the board GND copper.




図 8-6. Layout With a GND Network

8.4.2.3 Thermal Considerations

This device possesses thermal shutdown (TABS) circuitry as a protection from overheating. For continuous normal operation, the junction temperature must not exceed the thermal-shutdown trip point. If the junction temperature exceeds the thermal-shutdown trip point, the output turns off. When the junction temperature falls below the thermal-shutdown trip point, the output turns on again.

Calculate the power dissipated by the device according to \pm 15.

$$P_{T} = I_{OUT}^{2} \times R_{DSON} + V_{S} \times I_{NOM}$$
 (15)

where

P_T = Total power dissipation of the device

After determining the power dissipated by the device, calculate the junction temperature from the ambient temperature and the device thermal impedance.

$$T_{J} = T_{A} + R_{\theta JA} \times P_{T} \tag{16}$$

For more information, please see *How to Drive Resistive, Inductive, Capacitive, and Lighting Loads* application note.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

Texas Instruments, How to Drive Resistive, Inductive, Capacitive, and Lighting Loads application note

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

9.4 Trademarks

テキサス・インスツルメンツ E2E[™] is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
June 2024	*	Initial Release

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS1HTC100-Q1

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

35

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 2-Jul-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS1HTC100QPWPRQ1	ACTIVE	HTSSOP	PWP	14	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPSHT00	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

4.4 x 5.0, 0.65 mm pitch

PLASTIC SMALL OUTLINE


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.


 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

 4. Reference JEDEC registration MO-153.

 5. Features may differ and may not be present.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated