

SLVS245C-SEPTEMBER 2000-REVISED OCTOBER 2007


## POWER-DISTRIBUTION SWITCHES

### **FEATURES**


- 80-mΩ High-Side MOSFET Switch
- 250 mA Continuous Current per Channel
- Independent Thermal and Short-Circuit Protection With Overcurrent Logic Output
- Operating Range: 2.7-V to 5.5-V
- CMOS- and TTL-Compatible Enable Inputs
- 2.5-ms Typical Rise Time
- Undervoltage Lockout
- 10 µA Maximum Standby Supply Current
- Bidirectional Switch
- Available in 8-Pin and 16-Pin SOIC Packages
- Ambient Temperature Range, 0°C to 85°C
- ESD Protection

### **DESCRIPTION**


The TPS2090, TPS2091, and TPS2092 dual and the TPS2097 TPS2095. TPS2096 and power-distribution switches are intended applications where heavy capacitive loads and short circuits are likely to be encountered. The TPS209x devices incorporate  $80\text{-m}\Omega$  N-channel MOSFET high-side power switches for power-distribution systems that require multiple power switches in a single package. Each switch is controlled by an independent logic enable input. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.



† See Available Options table



† See Available Options table





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **DESCRIPTION (CONTINUED)**

When the output load exceeds the current-limit threshold or a short is present, the TPS209x limits the output current to a safe level by switching into a constant-current mode, pulling the overcurrent ( $\overline{OCx}$ ) logic output low. When continuous heavy overloads and short circuits increase the power dissipation in the switch causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures the switch remains off until valid input voltage is present. The TPS209x devices are designed to current limit at 0.5-A load.

### AVAILABLE OPTIONS(1)


			DUAL P	OWER DISTRIE	BUTION SWITCHES		
		EN	ABLE		RECOMMENDED MAXIMUM	TYPICAL SHORT-CIRCUIT	PACKAGED DEVICES
T <sub>A</sub>	EI	N1	E	N2	CONTINUOUS LOAD CURRENT (A)	CURRENT LIMIT AT 25°C (A)	SMALL OUTLINE (D) <sup>(2)</sup>
	Active	e high	Activ	e high			TPS2090D
0°C to 85°C	Active	e high	Activ	Active low 0.25 0.5		TPS2091D	
	Activ	e low	Activ	e low			TPS2092D
			QUAD P	OWER DISTRII	BUTION SWITCHES		
		EN	ABLE		RECOMMENDED MAXIMUM	TYPICAL SHORT-CIRCUIT	PACKAGED DEVICES
T <sub>A</sub>	EN1	EN2	EN3	DN4	CONTINUOUS LOAD CURRENT (A)	CURRENT LIMIT AT 25°C (A)	SMALL OUTLINE (D) <sup>(2)</sup>
	Active high	Active high	Active high	Active high			TPS2095D
0°C to 85°C	Active high	Active low	Active high	Active low	0.25	0.5	TPS2096D
	Active low	Active low	Active low	Active low			TPS2097D

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

<sup>(2)</sup> The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS2091DR).



### **TPS2092 FUNCTIONAL BLOCK DIAGRAM**




<sup>&</sup>lt;sup>‡</sup> Active high for TPS2090 and TPS2091


<sup>§</sup> Active high for TPS2090



### **TPS2097 FUNCTIONAL BLOCK DIAGRAM**



- <sup>‡</sup> Active high for TPS2095 and TPS2096
- § Active high for TPS2095





### **TERMINAL FUNCTIONS**

TERMINAL FUNCTIONS											
		DI	JAL PO	WER-DISTRIBUTION SWITCHES							
TEI	RMINAL										
	NO.		I/O	DESCRIPTION							
TPS2090	TPS2091	TPS2092									
		4	I	Enable input. Active low turns on power switch.							
	5	5	I	Enable input. Active low turns on power switch.							
4	4		I	Enable input. Active high turns on power switch.							
5			I	Enable input. Active high turns on power switch.							
1	1	1	1	Ground							
2	2	2	ı	N-Channel MOSFET Drain							
3	3	3	ı	N-Channel MOSFET Drain							
8	8	8	0	Overcurrent. Open drain output active low							
7	7	7	0	Power-switch output							
6	6	6	0	Power-switch output							
		QI	JAD PC	WER-DISTRIBUTION SWITCHES							
TEI	RMINAL										
	NO.		I/O	DESCRIPTION							
TPS2095	TPS2096	TPS2097									
		4	1	Enable input. Active low turns on power switch.							
	13	13	I	Enable input. Active low turns on power switch.							
		8	I	Enable input. Active low turns on power switch.							
	9	9	ı	Enable input. Active low turns on power switch.							
4	4		I	Enable input. Active high turns on power switch.							
13			I	Enable input. Active high turns on power switch.							
8	8		I	Enable input. Active high turns on power switch.							
9			I	Enable input. Active high turns on power switch.							
1	1	1		Ground for IN1 and IN2 switch and circuitry							
5	5	5		Ground for IN3 and IN4 switch and circuitry							
2	2	2	1	N-channel MOSFET drain							
3	3	3	I	N-channel MOSFET drain							
6	6	6	I	N-channel MOSFET drain							
7	7	7	ı	N-channel MOSFET drain							
16	16	16	0	Overcurrent indicator for switch 1 and switch 2. Active-low open drain output.							
12	12	12	0	Overcurrent indicator for switch 3 and switch 4. Active low open drain output							
15	15	15	0	Power-switch output							
14	14	14	0	Power-switch output							
11	11	11	0	Power-switch output							
10	10	10	0	Power-switch output							
	TPS2090  4 5 1 2 3 8 7 6  TEI  TPS2095  4 13 8 9 1 5 2 3 6 7 16 12 15 14 11	TPS2090 TPS2091  5 4 4 5 1 1 2 2 3 3 8 8 8 7 7 6 6 6  TERMINAL  NO.  TPS2095 TPS2096   13 9 4 4 13 8 8 9 1 1 1 5 5 2 2 3 3 3 6 6 6 7 7 16 16 16 12 12 15 15 14 11 11	NO.   TPS2090   TPS2091   TPS2092	TERMINAL							



### **DETAILED DESCRIPTION**

### **POWER SWITCH**

The power switch is an N-channel MOSFET with a maximum on-state resistance of 135 m $\Omega$  (V<sub>I(IN)</sub> = 5V). Configured as a high-side switch, the power switch prevents current flow from OUTx to IN and IN to OUTx when disabled. The power switch supplies a minimum of 250mA per switch.

### **CHARGE PUMP**

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7V and requires very little supply current.

### **DRIVER**

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage. The rise and fall times are typically in the 2-ms to 4-ms range.

## **ENABLE** (ENx or ENx)

The logic enable disables the power switch and the bias for the charge <u>pump</u>, driver, and other circuitry to reduce the supply current to less than 10 µA when a logic high is present on ENx or a logic low is present on ENx. A logic low input on ENx or logic high on ENx restores bias to the drive and control circuits and turns the power on. The enable input is compatible with both TTL and CMOS logic levels.

## **OVERCURRENT** (OCx)

The  $\overline{OCx}$  open drain output is asserted (active low) when an overcurrent or over temperature condition is encountered. The output will remain asserted until the overcurrent or overtemperature condition is removed.

### **CURRENT SENSE**

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant current mode and holds the current constant while varying the voltage on the load.

### THERMAL SENSE

The TPS209x implements a dual thermal trip to allow fully independent operation of the power distribution switches. In an overcurrent or short-circuit condition the junction temperature rises. When the die temperature rises to approximately 140°C, the internal thermal sense circuitry checks to determine which power switch is in an overcurrent condition and turns off that switch, thus isolating the fault without interrupting operation of the adjacent power switch. Hysteresis is built into the thermal sense, and after the device has cooled approximately 20 degrees, the switch turns back on. The switch continues to cycle off and on until the fault is removed. The (OCx) open-drain output is asserted (active low) when overtemperature or overcurrent occurs.

### UNDERVOLTAGE LOCKOUT

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.



## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

			VALUE	UNIT
V <sub>I(IN)</sub>	Input voltage range <sup>(2)</sup>		-0.3 to 6	V
V <sub>O(OUTx)</sub>	Output voltage range <sup>(2)</sup>		-0.3 to V <sub>I(IN)</sub> + 0.3	V
$V_{I(\overline{ENx})}$ or $V_{I(ENx)}$	Input voltage range		-0.3 to 6	V
I <sub>O(OUTx)</sub>	Continuous output current		Internally Limited	
	Continuous total power dissipation		See Dissipation Rating Table	
$T_J$	Operating virtual junction temperature	range	0 to 125	°C
T <sub>stg</sub>	Storage temperature range		-65 to 150	°C
		Human body model	2	kV
ESD	Electrostatic discharge protection	Machine model	200	V
		Charged device model (CDM)	750	V

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **DISSIPATION RATINGS TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING=
D-8	725 mW	5.8 mW/°C	464 mW	377 mW
D-16	1123 mW	9 mW/°C	719 mW	584 mW

### RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
$V_{I(IN)}$	Input voltage	2.7	5.5	V
$V_{I(\overline{ENx})}$ or $V_{I(ENx)}$	Input voltage	0	5.5	V
Io	Continuous output current (per switch)	0	250	mA
TJ	Operating virtual junction temperature	0	125	°C

### **ELECTRICAL CHARACTERISTICS**

over recommended operating junction temperature range,  $V_{I(IN)} = 5.5 \text{ V}$ ,  $I_O = \text{rated current}$ ,  $V_{I(\overline{ENx})} = 0 \text{ V}$ ,  $V_{I(ENx)} = V_{I(INx)}$  (unless otherwise noted)

SUPPLY CURRENT							
PARAMETER		TEST CONDITIONS					
Supply current, low-level output	No Load on OUT	$V_{I(\overline{ENx})} = V_{I(IN)},$ $V_{I(ENx)} = 0 V$	T <sub>J</sub> = 25°C	0.02 5	1	μA	
, ,			-40°C ≤ T <sub>J</sub> ≤ 125°C		10		
Supply current, high-level	No Load on OUT	$V_{I(\overline{ENx})} = 0 V,$	$T_J = 25^{\circ}C$	85	110		
output	No Load on OUT	$V_{I(ENx)} = V_{I(IN)}$	-40°C ≤ T <sub>J</sub> ≤ 125°C	100		μΑ	
Leakage current	OUT connected to ground	$V_{I(\overline{ENx})} = V_{I(IN)},$ $V_{I(ENx)} = 0 V$	-40°C ≤ T <sub>J</sub> ≤ 125°C	100		μΑ	
Reverse leakage current	INx = high impedance	$V_{I(\overline{ENx})} = 0 V,$ $V_{I(ENx)} = V_{I(IN)}$	T <sub>J</sub> = 25°C	0.3		μΑ	

<sup>(2)</sup> All voltages are with respect to GND.



## **ELECTRICAL CHARACTERISTICS (Continued)**

over recommended operating junction temperature range,  $V_{I(IN)} = 5.5 \text{ V}$ ,  $I_O = \text{rated current}$ ,  $V_{I(\overline{ENx})} = 0 \text{ V}$ ,  $V_{I(ENx)} = V_{I(INx)}$  (unless otherwise noted)

POWER	R SWITCH							
	PARAMETER	TEST (	MIN	TYP	MAX	UNIT		
		$V_{I(IN)} = 5 V,$	$T_{J} = 25^{\circ}C,$	I <sub>O</sub> = 0.25 A		80	100	
	Static drain-source on-state resistance	$V_{I(IN)} = 5 V,$	$T_{J} = 85^{\circ}C,$	I <sub>O</sub> = 0.25 A		90	120	
r <sub>DS(on)</sub>		$V_{I(IN)} = 5 V,$	T <sub>J</sub> = 125°C,	I <sub>O</sub> = 0.25 A		100	135	<b>~</b> 0
		V <sub>I(IN)</sub> = 3.3 V,	T <sub>J</sub> = 25°C,	I <sub>O</sub> = 0.25 A		90	125	mΩ
		$V_{I(IN)} = 3.3 \text{ V},$	T <sub>J</sub> = 85°C,	I <sub>O</sub> = 0.25 A		110	145	
		$V_{I(IN)} = 3.3 \text{ V},$	$T_J = 125^{\circ}C$ ,	$I_{O} = 0.25 \text{ A}$		120	165	
	Rise time, output	$V_{I(IN)} = 5.5 \text{ V}, R_L = 20 \Omega,$	$T_J = 125^{\circ}C$ ,	$C_L = 1 \mu F$		2.5		ma
τ <sub>r</sub>	Rise time, output	$V_{I(IN)} = 2.7 \text{ V}, R_L = 20 \Omega,$	$T_{J} = 125^{\circ}C,$	$C_L = 1 \mu F$		3		ms
	Fall time, output	$V_{I(IN)} = 5.5 \text{ V}, R_L = 20 \Omega,$	T <sub>J</sub> = 125°C,	C <sub>L</sub> = 1 μF		4.4		ma
t <sub>f</sub>	Fall time, output	$V_{I(IN)} = 2.7 \text{ V}, R_L = 20 \Omega,$	T <sub>J</sub> = 125°C,	C <sub>L</sub> = 1 μF		2.5		ms

(1) Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

ENABLE INPUT V <sub>I(ENx)</sub> or V <sub>I(ENx)</sub>										
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
$V_{IH}$	High-level input voltage	2.7 V ≤ V <sub>I(IN)</sub> ≤ 5.5 V	2			V				
.,	V <sub>IL</sub> Low-level input voltage	4.5 V ≤ V <sub>I(IN)</sub> ≤ 5.5 V			0.8					
VIL		2.7 V ≤ V <sub>I(IN)</sub> ≤ 4.5 V			0.4	V				
I	Input current	$V_{I(\overline{ENx})} = 0 \text{ V and } V_{I(ENx)} = V_{I(IN)}, \text{ or } V_{I(\overline{ENx})} = V_{I(IN)} \text{ and } V_{I(ENx)} = 0 \text{ V}$	-0.5		0.5	μΑ				
t <sub>on</sub>	Turnon time	$C_L = 100 \ \mu F, \qquad R_L = 20 \ \mu F$			20	ms				
t <sub>off</sub>	Turnon time	$C_L = 100 \ \mu F$ , $R_L = 20 \ \mu F$			40	ms				

CUI	RRENT LIMIT					
	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT
Ios	Short-circuit output current	$V_{I(IN)} = 5 \text{ V}$ , OUT connected to GND, Device enabled into short circuit	0.3	0.5	0.7	Α

(1) Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.


UNDERVOLTAGE LOCKOUT									
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
Low-level input voltage		2		2.5	V				
Hysteresis	T <sub>J</sub> = 25°C		100		mV				

OVERCURRENT OCx										
PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT						
Sink current <sup>(1)</sup>	V <sub>O</sub> = 5 V		10	mA						
Output low voltage	$I_O = 5 \text{ mA}, V_{OL(\overline{OCx})}$		0.5	V						
Off-state current <sup>(1)</sup>	$V_0 = 5 \text{ V}, V_0 = 3.3 \text{ V}$		1	μA						

(1) Specified by design, not production tested.



### PARAMETER MEASUREMENT INFORMATION



**VOLTAGE WAVEFORMS** 

Figure 1. Test Circuit and Voltage Waveforms




Figure 2. Turnon Delay and Rise Time With  $0.1-\mu F$  Load

Figure 3. Turnoff Delay and Fall Time With 0.1-µF Load

16

18 20

14



## PARAMETER MEASUREMENT INFORMATION (continued)




Figure 4. Turnon Delay and Rise Time With 1-µF Load




Figure 6. TPS2090, Short-Circuit Current, Device Enabled Into Short




Figure 5. Turnoff Delay and Fall Time With 1-µF Load




Figure 7. TPS2090, Threshold Trip Current With Ramped Load on Enabled Device



## PARAMETER MEASUREMENT INFORMATION (continued)




Figure 8. Ramped Load on Enabled Device




Figure 9. Inrush Current With 47-μF, 100-μF and 220-μF Load Capacitance




Figure 10. 4- $\Omega$  Load Connected to Enabled Device





Figure 11.  $1-\Omega$  Load Connected to Enabled Device




### TYPICAL CHARACTERISTICS







### **TYPICAL CHARACTERISTICS (continued)**



# STATIC DRAIN-SOURCE ON-STATE RESISTANCE vs JUNCTION TEMPERATURE



# SUPPLY CURRENT, OUTPUT DISABLED vs JUNCTION TEMPERATURE



T<sub>J</sub> – Junction Temperature – °C Figure 17.

# INPUT-TO-OUTPUT VOLTAGE vs LOAD CURRENT






Figure 19.


VI(IN) - VI(OUT) - Input-to-Output Voltage - mV




## **TYPICAL CHARACTERISTICS (continued)**











### **APPLICATION INFORMATION**




Figure 24. Typical Application

### **POWER-SUPPLY CONSIDERATIONS**

A 0.01-µF to 0.1-µF ceramic bypass capacitor between INx and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a 0.01-µF to 0.1-µF ceramic capacitor improves the immunity of the device to short-circuit transients.

### **OVERCURRENT**

A sense FET is employed to check for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before  $V_{I(IN)}$  has been applied (see Figure 6). The TPS209x senses the short and immediately switches into a constant-current output.

In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, very high currents may flow for a short time before the current-limit circuit can react (see Figure 10 and Figure 11). After the current-limit circuit has tripped (reached the overcurrent trip threshold) the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded (see Figure 8). The TPS209x is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

### **OC RESPONSES**

The  $\overline{\text{OC}}$  open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output will remain asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause momentary false overcurrent reporting from the inrush current flowing through the device, charging the downstream capacitor. The TPS209x devices are designed to reduce false overcurrent reporting. An internal overcurrent transient filter eliminates the need to use external components to remove unwanted pulses. Using low-ESR electrolytic capacitors on the output lowers the inrush current flow through the device during hot-plug events by providing a low impedance energy source, thereby reducing erroneous overcurrent reporting.






Figure 25. Typical Circuit for OC Pin

### POWER DISSIPATION AND JUNCTION TEMPERATURE

The low on-resistance on the n-channel MOSFET allows small surface-mount packages, such as SOIC, to pass large currents. The thermal resistances of these packages are high compared to that of power packages; it is good design practice to check power dissipation and junction temperature. Begin by determining the  $r_{DS(on)}$  of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read  $r_{DS(on)}$  from Figure 18. Using this value, the power dissipation per switch can be calculated by:

$$P_D = r_{DS(on)} \times I^2$$

Multiply this number by the total number of switches being used, to get the total power dissipation coming from the N-channel MOSFETs.

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\theta JA} + T_A$$

Where:

T<sub>A</sub> = Ambient Temperature °C

 $R_{\theta JA}$  = Thermal resistance SOIC = 172°C/W (for 8 pin), 111°C/W (for 16 pin)

P<sub>D</sub> = Total power dissipation based on number of switches being used.

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.

### THERMAL PROTECTION

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The faults force the TPS209x into constant current mode, which causes the voltage across the high-side switch to increase; under short-circuit conditions, the voltage across the switch is equal to the input voltage. The increased dissipation causes the junction temperature to rise to high levels. The protection circuit senses the junction temperature of the switch and shuts it off. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 20 degrees, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed.

The TPS209x implements a dual thermal trip to allow fully independent operation of the power distribution switches. In an overcurrent or short-circuit condition the junction temperature will rise. Once the die temperature rises to approximately  $140^{\circ}$ C, the internal thermal sense circuitry checks which power switch is in an overcurrent condition and turns that power switch off, thus isolating the fault without interrupting operation of the adjacent power switch. Should the die temperature exceed the first thermal trip point of  $140^{\circ}$ C and reach  $160^{\circ}$ C, both switches turn off. The  $\overline{OC}$  open-drain output is asserted (active low) when overtemperature or overcurrent occurs.



## **UNDERVOLTAGE LOCKOUT (UVLO)I**

An undervoltage lockout ensures that the power switch is in the off state at power up. Whenever the input voltage falls below approximately 2 V, the power switch will be quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The UVLO will also keep the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. Upon reinsertion, the power switch will be turned on with a controlled rise time to reduce EMI and voltage overshoots.

### **GENERIC HOT-PLUG APPLICATIONS (see Figure 26)**

In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise times and fall times of the TPS209x, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS209x also ensures the switch will be off after the card has been removed, and the switch will be off during the next insertion. The UVLO feature insures a soft start with a controlled rise time for every insertion of the card or module.




Figure 26. Typical Hot-Plug Implementation

By placing the TPS209x between the  $V_{CC}$  input and the rest of the circuitry, the input power will reach these devices first after insertion. The typical rise time of the switch is approximately 2.5 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.

www.ti.com 14-Oct-2022

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2090D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	2090	Samples
TPS2090DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	2090	Samples
TPS2092D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	2092	Samples
TPS2092DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	2092	Samples
TPS2095D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	2095	Samples
TPS2095DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	2095	Samples
TPS2097D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	2097	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Oct-2022

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Sep-2024

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2090DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2092DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2095DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



www.ti.com 25-Sep-2024



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2090DR	SOIC	D	8	2500	353.0	353.0	32.0
TPS2092DR	SOIC	D	8	2500	353.0	353.0	32.0
TPS2095DR	SOIC	D	16	2500	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Sep-2024

### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS2090D	D	SOIC	8	75	507	8	3940	4.32
TPS2092D	D	SOIC	8	75	507	8	3940	4.32
TPS2095D	D	SOIC	16	40	507	8	3940	4.32
TPS2097D	D	SOIC	16	40	507	8	3940	4.32

# D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated