

# TPS22948 逆電流ブロック機能搭載、5.5V、240mA 電流制限ロード・スイッチ

## 1 特長

- 入力動作電圧範囲 ( $V_{IN}$ ) :  
2.5V~5.5V
- 出力電流制限 ( $I_{LIMIT}$ ) :  
240mA (標準値)
- サーマル・シャットダウン (TSD)
- オン抵抗 ( $R_{ON}$ ) :  
300m $\Omega$  (標準値)
- 低速のターンオン・タイミングによる突入電流制限 (標準値)
  - ターンオン時間 ( $t_{ON}$ ):  
6.6mV/ $\mu$ s で 820us
- 常時オンの逆電流ブロック (RCB)
  - オン状態アクティブ化電流 ( $I_{RCB}$ ):  
–200mA (標準値)
- フォルト通知 (FLT)
- ON ピンのスマート・プルダウン ( $R_{PD,ON}$ )
  - ON  $V_{IH}$  ( $I_{ON}$ ):25nA (最大値)
  - ON  $V_{IL}$  ( $R_{PD,ON}$ ):500k $\Omega$  (標準値)
- 低消費電力
  - オン状態 ( $I_Q$ ):50uA (標準値)
  - オフ状態 ( $I_{SD}$ ):0.3uA (標準値)

## 2 アプリケーション

- パーソナル・エレクトロニクス
- セットトップ・ボックス
- HDMI 出力ポート
- ノートブック / デスクトップ PC
- ドッキング・ステーション

## 3 概要

TPS22948 は小型のシングル・チャンネル・ロード・スイッチで、出力電流制限、逆電流ブロック、サーマル・シャットダウンといった機能により、障害に対する堅牢な保護を実現します。

スイッチのオン状態はデジタル入力により制御され、この入力は低電圧の制御信号と直接接続できます。電源が最初に印加されたときには、スマート・プルダウンを使用して、システムのシーケンシングが完了するまで、ON ピンがフローティング状態になることが防止されます。ピンが意図的に HIGH ( $>V_{IH}$ ) に駆動されると、不必要な電力損失を避けるため、スマート・プルダウンは切断されます。


TPS22948 は標準の SC-70 パッケージで供給され、-40 $^{\circ}$ C~125 $^{\circ}$ Cの温度範囲で動作が規定されています。

### 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
TPS22948	SC-70 (6)	2.1mmx2.0mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

### 概略回路図



## 目次

<b>1</b>	特長 .....	1	8.2	Functional Block Diagram .....	7
<b>2</b>	アプリケーション .....	1	8.3	Feature Description .....	7
<b>3</b>	概要 .....	1	8.4	Device Functional Modes .....	9
<b>4</b>	改訂履歴 .....	2	<b>9</b>	<b>Application and Implementation</b> .....	<b>10</b>
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	9.1	Application Information .....	10
<b>6</b>	<b>Specifications</b> .....	<b>4</b>	9.2	Typical Application .....	10
6.1	Absolute Maximum Ratings .....	4	<b>10</b>	<b>Power Supply Recommendations</b> .....	<b>12</b>
6.2	ESD Ratings .....	4	<b>11</b>	<b>Layout</b> .....	<b>13</b>
6.3	Recommended Operating Conditions .....	4	11.1	Layout Guidelines .....	13
6.4	Thermal Information .....	4	11.2	Layout Example .....	13
6.5	Electrical Characteristics .....	5	<b>12</b>	<b>デバイスおよびドキュメントのサポート</b> .....	<b>14</b>
6.6	Switching Characteristics .....	5	12.1	ドキュメントの更新通知を受け取る方法 .....	14
6.7	Typical Characteristics .....	6	12.2	サポート・リソース .....	14
<b>7</b>	<b>Parameter Measurement Information</b> .....	<b>6</b>	12.3	商標 .....	14
7.1	Timing Waveform Diagram .....	6	12.4	静電気放電に関する注意事項 .....	14
<b>8</b>	<b>Detailed Description</b> .....	<b>7</b>	12.5	Glossary .....	14
8.1	Overview .....	7	<b>13</b>	<b>メカニカル、パッケージ、および注文情報</b> .....	<b>14</b>


## 4 改訂履歴

### 2019年3月発行のものから更新

**Page**

• 「事前情報」から「量産データ」に変更 .....	1
• 最初の公開リリース .....	1

## 5 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	IN	I	Switch input
2	GND	–	Device ground
3	ON	I	Active high switch control input. Do not leave floating.
4	N/C	–	No connect pin, leave floating or GND
5	FLT	O	Open-drain output, pulled low during thermal shutdown or reverse current-conditions.
6	OUT	O	Switch output

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
$V_{IN}$	Maximum Input Voltage Range	-0.3	6	V
$V_{OUT}$	Maximum Output Voltage Range	-0.3	6	V
$V_{ON}$	Maximum ON Pin Voltage Range	-0.3	6	V
$V_{FLT}$	Maximum FLT Pin Voltage	-0.3	6	V
$I_{MAX}$	Maximum Output Current	Internally Limited		A
$T_J$	Junction temperature	Internally Limited		°C
$T_{STG}$	Storage temperature	-65	150	°C
$T_{LEAD}$	Maximum Lead Temperature (10 s soldering time)		300	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less is possible with the necessary precautions. Pins listed may actually have higher performance.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
$V_{IN}$	Input Voltage Range	2.5		5.5	V
$V_{OUT}$	Output Voltage Range	0		5.5	V
$V_{IH}$	ON Pin High Voltage Range	1		5.5	V
$V_{IL}$	ON Pin Low Voltage Range	0		0.35	V
$I_{OUT}$	Output Current Range	0		130	mA
$C_{OUT}$ <sup>(1)</sup>	Output Capacitance		18		nF
$T_A$	Ambient temperature	-40		125	°C

- (1) The recommended output capacitance is the capacitance placed next to the output of the device that will provide optimal hard short performance across different load cable lengths.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS22948	UNIT
		DCK (SC-70)	
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	213.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	148.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	66.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	50.0	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	66.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

Unless otherwise noted, the characteristics in the following table applies at 5 V with a load of  $C_L = 0.1 \mu\text{F}$ ,  $R_L = 100 \Omega$ . Typical Values are at 25°C.


PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>Input Supply (VIN)</b>							
$I_{Q, VIN}$	VIN Quiescent Current	$V_{ON} \geq V_{IH}$ , $V_{OUT} = \text{Open}$	-40°C to 125°C	50	85		$\mu\text{A}$
$I_{SD, VIN}$	VIN Shutdown Current	$V_{ON} \leq V_{IL}$ , $V_{OUT} = \text{GND}$	-40°C to 125°C	0.3	5		$\mu\text{A}$
<b>ON-Resistance (RON)</b>							
$R_{ON}$	ON-State Resistance	$I_{OUT} = -50 \text{ mA}$	25°C	300	350		m $\Omega$
			-40°C to 85°C		450		
			-40°C to 125°C		500		
<b>Output Current Limit (ILIM)</b>							
$I_{LIM}$	Output Current Limit		-40°C to 125°C	130	240	350	mA
$t_{LIM}$	Current Limit Response Time	Output hard short ( $I_{OUT} > I_{LIM}$ )	-40°C to 125°C	2			$\mu\text{s}$
<b>Reverse Current Blocking (RCB)</b>							
$V_{RCB}$	Activation Threshold	$V_{OUT}$ Rising; $V_{OUT} > V_{IN}$	-40°C to 125°C	60			mV
	Release Threshold	$V_{OUT}$ Falling; $V_{OUT} > V_{IN}$	-40°C to 125°C	44			mV
$t_{RCB}$	Response Time	$V_{OUT} = V_{IN} + 1\text{V}$	-40°C to 125°C	3			$\mu\text{s}$
$I_{Q, RCB}$	RCB Quiescent Current (VIN)	$V_{ON} \leq V_{IL}$ $V_{OUT} - V_{IN} = 1\text{V}$	$V_{ON} \leq V_{IL}$ $V_{OUT} - V_{IN} = 1\text{V}$	-40°C to 125°C	15		$\mu\text{A}$
<b>Fault Indication (FLT)</b>							
$V_{OL, FLT}$	Output Low Voltage	$I_{FLT} = 1 \text{ mA}$	-40°C to 125°C	0.1			V
$t_{DG, FLT}$	Fault Delay Time	$V_{ON} \geq V_{IH}$	-40°C to 125°C	10			$\mu\text{s}$
$I_{FLT}$	Off State Leakage	$V_{ON} \leq V_{IL}$	-40°C to 125°C	25			nA
<b>Enable Pin (ON)</b>							
$R_{PD, ON}$	Smart Pull Down Resistance	$V_{ON} \leq V_{IL}$	-40°C to 85°C	500			k $\Omega$
$I_{ON}$	ON Pin Leakage	$V_{ON} \geq V_{IH}$	-40°C to 125°C	25			nA
<b>Thermal Shutdown (TSD)</b>							
TSD	Thermal Shutdown	Rising	N/A	130	150	170	°C
		Falling (Hysteresis)	N/A	100	120	140	°C

## 6.6 Switching Characteristics

Unless otherwise noted, the typical characteristics in the following table applies at 5 V and 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{ON}$	Turn ON Time	$C_L = 18 \text{ nF}$ , $R_L = 100 \Omega$	820		$\mu\text{s}$
$t_R$	Output Rise Time	$C_L = 18 \text{ nF}$ , $R_L = 100 \Omega$	600		$\mu\text{s}$
$SR_{ON}$	Turn ON Slew Rate	$C_L = 18 \text{ nF}$ , $R_L = 100 \Omega$	6.6		mV/ $\mu\text{s}$
$t_{OFF}$	Turn OFF Time	$C_L = 18 \text{ nF}$ , $R_L = 100 \Omega$	15		$\mu\text{s}$
$t_{FALL}$	Output Fall Time	$C_L = 18 \text{ nF}$ , $R_L = 100 \Omega$	6.9		$\mu\text{s}$

## 6.7 Typical Characteristics




$V_{IN} = 5\text{ V}$      $T_A = 25\text{ }^\circ\text{C}$      $V_{OUT} = 0\text{ V}$

$V_{IN} = 5\text{ V}$      $T_A = 25\text{ }^\circ\text{C}$      $C_{OUT} = 18\text{ nF}$

☒ 1. Startup Into Short on VOUT

☒ 2. Hot Short on VOUT with a 1ft Cable



$V_{IN} = 5\text{ V}$      $T_A = 25\text{ }^\circ\text{C}$      $C_{OUT} = 18\text{ nF}$


$V_{IN} = 5\text{ V}$      $T_A = 25\text{ }^\circ\text{C}$

☒ 3. Hot Short on VOUT with a 3ft Cable

☒ 4. Reverse Current Blocking Behavior

## 7 Parameter Measurement Information

### 7.1 Timing Waveform Diagram



☒ 5. Timing Waveforms

## 8 Detailed Description


### 8.1 Overview

The TPS22948 device is a 5.5-V, 240-mA current limited load switch in a 6-pin SC-70 package. The 300-mΩ P-channel FET is used to switch power from input to output with minimal voltage drop across the device.

The TPS22948 device has a slow slew rate which helps reduce or eliminate power supply droop because of large inrush currents. During shutdown, the device has very low leakage currents, thereby reducing unnecessary leakages for downstream modules during standby. Integrated control logic, and driver eliminates the need for any external components which reduces solution size and bill of materials (BOM) count.

The TPS22948 load switch also provides protection features such as reverse current blocking, output current limiting and thermal shutdown.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 On and Off Control

The ON pin controls the state of the switch. The ON pin is compatible with standard GPIO logic threshold so it can be used in a wide variety of applications. When power is first applied to VIN, a smart pull down is used to keep the ON pin from floating until system sequencing is complete. Once the ON pin is deliberately driven high ( $\geq V_{IH}$ ), the smart pull down is disconnected to prevent unnecessary power loss. See [表 1](#) when the ON pin smart pull down is active.

表 1. Smart-ON Pull Down

VON	Pull Down
$\leq V_{IL}$	Connected
$\geq V_{IH}$	Disconnected

### 8.3.2 Fault Indication (FLT)

The FLT pin is an open drain output that acts as a status indication for the device. It is pulled low during thermal shutdown or reverse-current events. The behavior of the FLT pin is shown in 6.

### 8.3.3 Current Limiting ( $V_{sc}$ )

The TPS22948 responds to overcurrent conditions by limiting its output current to the ILIM level shown in 6.





图 6. TPS22948 Current Limiting Behavior

When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Two possible overload conditions can occur.

The first condition is when a short circuit or partial short circuit is present on the output and the ON pin is toggled high, turning the device on. The output voltage is held near zero potential with respect to ground and the TPS22948 ramps the output current to  $I_{LIM}$ . The TPS22948 device will limit the current to  $I_{LIM}$  until the overload condition is removed or the internal junction temperature of the device reaches thermal shutdown and the device turns itself off. The device remains off until the junction temperature has lowered by  $TSD_{HYS}$ , and the device will turn itself back on. This will cycle until the overload condition is removed.



The second condition is when a short circuit, partial short circuit, or transient overload occurs after the device has been fully powered on. The device responds to the overcurrent condition within time  $t_{LIM}$  (see [Figure 7](#)), and before this time, the current is able to exceed  $I_{LIM}$ . In the case of a fast transient, the current-sense amplifier is overdriven and momentarily disables the internal power FET. The current-sense amplifier recovers and limits the output current to  $I_{LIM}$ . Similar to the previous case, the TPS22948 limits the current to  $I_{LIM}$  until the overload condition is removed or the internal junction temperature of the device reaches thermal shutdown and begins thermally cycling on and off.



**Figure 7. Transient Current Limit Waveform**

### 8.3.4 Reverse Current Blocking (RCB)

In a scenario where the device is enabled and  $V_{OUT}$  is greater than  $V_{IN}$ , there is potential for reverse current to flow through the pass FET or the body diode. When the reverse current threshold is exceeded (about 200 mA), there is a delay time ( $t_{RCB}$ ) before the switch turns off to stop the current flow. The switch will remain off and block reverse current as long as the reverse voltage condition exists. Once  $V_{OUT}$  has dropped below the release voltage threshold ( $V_{RCB}$ ) the device will turn back on. When the ON pin is pulled low, the device will constantly block reverse current.

## 8.4 Device Functional Modes

[Table 2](#) describes the connection of the  $V_{OUT}$  pin depending on the state of the ON pin.

**Table 2.  $V_{OUT}$  Connection**

ON	TPS22919 $V_{OUT}$
L	Open
H	$V_{IN}$

## 9 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

This section highlights some of the design considerations when implementing this device in various applications.

### 9.2 Typical Application

This typical application demonstrates how the TPS22948 device can be used to power downstream modules.




图 8. Typical Application Schematic

#### 9.2.1 Design Requirements

For this design example, use the values listed in 表 3 as the design parameters:

表 3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input Voltage ( $V_{IN}$ )	5 V
Load Current / Resistance ( $R_L$ )	1 k $\Omega$
Load Capacitance ( $C_L$ )	10 $\mu$ F
Maximum Inrush Current ( $I_{INRUSH}$ )	100 mA

Although the load capacitance is 10  $\mu$ F, this is assumed to be at the end of a cable or closer to the load. An 18nF capacitance close to the output of the device is recommended for optimal performance during short circuit conditions.

#### 9.2.2 Detailed Design Procedure

##### 9.2.2.1 Limiting Inrush Current

Use 式 1 to find the maximum output capacitance for a given inrush current requirement.

$$C_L = I_{INRUSH} \times t_R \div (0.8 \times V_{IN})$$

where


- $C_L$  = capacitance on VOUT ( $\mu$ F)
- $I_{INRUSH}$  = maximum acceptable inrush current (A)
- $t_R$  = rise time of the TPS22948 ( $\mu$ s)

- $V_{IN}$  = input voltage (V) (1)

Based on 式 1, the maximum output capacitance that limits the inrush current to 100 mA is 12.5  $\mu$ F. Therefore, the desired 10- $\mu$ F load capacitance will not exceed the inrush current design requirement during turn on.

### 9.2.3 Application Curves

The below scope shot shows the inrush current generated from a 10- $\mu$ F capacitance on the output.



A.

$V_{IN} = 5\text{ V}$

$C_L = 10\ \mu\text{F}$

图 9. TPS22948 Inrush Current Control with Slow Rise Time

## 10 Power Supply Recommendations


The device is designed to operate with a VIN range of 2.5 V to 5.5 V. The VIN power supply must be well regulated and placed as close to the device terminal as possible. The power supply must be able to withstand all transient load current steps. In most situations, using an input capacitance (CIN) of 1  $\mu$ F is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance may be required on the input. A 18nF capacitance close to the output of the device is recommended for optimal performance during short circuit conditions.

## 11 Layout

### 11.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects.

### 11.2 Layout Example



**图 10. Recommended Board Layout**

## 12 デバイスおよびドキュメントのサポート

### 12.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.2 サポート・リソース

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 12.3 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.4 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

### 12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22948DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22948DCKR	SC70	DCK	6	3000	180.0	180.0	18.0







LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:18X




SOLDER MASK DETAILS

4214835/C 08/2024

NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:18X

4214835/C 08/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated