


TPS22950-Q1 車載対応、調整可能な電流制限機能搭載、5V、2.7A、34mΩ のロード・スイッチ

1 特長

- 車載アプリケーション認定済み
- AEC-Q100 認定済み:
 - デバイス温度グレード 1: -40°C ~ 125°C の動作時周囲温度範囲
- 動作入力電圧範囲 (V_{IN}): 1.8V ~ 5.5V
- 出力電流制限 (I_{LIMIT}): 0.05A ~ 3.5A (標準値)
- サーマル・シャットダウン (TSD)
- オン抵抗 (R_{ON}):
 - R_{ON} ($V_{IN} = 5V$ 時): 34mΩ (標準値)
 - R_{ON} ($V_{IN} = 3.3V$ 時): 41mΩ (標準値)
- 低速のターンオン・タイミングによる突入電流制限 (標準値):
 - t_{ON} ($V_{IN} = 5V$ 時): 832μs
 - t_{ON} ($V_{IN} = 3.3V$ 時): 695μs
- 常時オンの真の逆電流ブロック (RCB)
- フォルト表示 (FLT)
- クイック出力放電 (QOD): 130Ω
- ON ピンのスマート・プルダウン ($R_{PD,ON}$):
 - $ON \geq V_{IH}$ (I_{ON}): 50nA (最大値)
 - $ON \leq V_{IL}$ ($R_{PD,ON}$): 500kΩ (標準値)
- 低い消費電力:
 - オン状態 (I_Q): 40μA (標準値)
 - オフ状態 (I_{SD}): 0.2μA (標準値)
- UL 2367 認定 – ファイル番号 E169910
 - $I_{LIM} = 66mA \sim 2.46A$ で認定取得済み

2 アプリケーション

- インフォテインメントおよびクラスタ・ヘッド・ユニット
- 車載用クラスタ・ディスプレイ
- ADAS サラウンド・ビュー・システムの ECU
- 車体制御モジュールおよびゲートウェイ



代表的なアプリケーション

3 概要

TPS22950-Q1 は小型のシングル・チャンネル・ロード・スイッチで、可変出力電流制限、逆電流ブロック、サーマル・シャットダウンといった機能により、障害に対する堅牢な保護を実現します。

スイッチのオン状態はデジタル入力により制御され、この入力は低電圧の制御信号と直接接続できます。電源が最初に印加されたときには、スマート・プルダウンを使用して、システムのシーケンシングが完了するまで、ON ピンがフローティング状態になることが防止されます。ピンが意図的に High ($> V_{IH}$) に駆動されると、不要な電力損失を防止するため、スマート・プルダウンは切り離されます。

TPS22950-Q1 は標準の SOT パッケージで供給され、-40°C ~ 125°C の周囲温度範囲で動作が規定されています。

パッケージ情報

部品番号 (1)	パッケージ	本体サイズ (公称)
TPS22950-Q1	DDC (SOT, 6)	2.90mm × 2.80mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



Table of Contents

1 特長	1	8.2 Functional Block Diagram.....	10
2 アプリケーション	1	8.3 Feature Description.....	10
3 概要	1	8.4 Device Functional Modes.....	12
4 Revision History	2	9 Application and Implementation	13
5 Pin Configuration and Functions	3	9.1 Application Information.....	13
6 Specifications	4	9.2 Typical Application.....	13
6.1 Absolute Maximum Ratings.....	4	9.3 Power Supply Recommendations.....	14
6.2 ESD Ratings.....	4	9.4 Layout.....	14
6.3 Recommended Operating Conditions.....	4	10 Device and Documentation Support	16
6.4 Thermal Information.....	4	10.1 Receiving Notification of Documentation Updates..	16
6.5 Electrical Characteristics.....	5	10.2 サポート・リソース.....	16
6.6 Switching Characteristics.....	6	10.3 Trademarks.....	16
6.7 Typical Characteristics.....	7	10.4 Electrostatic Discharge Caution.....	16
7 Parameter Measurement Information	9	10.5 Glossary.....	16
8 Detailed Description	10	11 Mechanical, Packaging, and Orderable Information	17
8.1 Overview.....	10		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (September 2022) to Revision A (December 2022)	Page
• デバイス・ステータスを「事前情報」から「量産データ」に変更	1

5 Pin Configuration and Functions




图 5-1. TPS22950-Q1, DDC Package 6-Pin SOT (Top View)

表 5-1. Pin Functions

PIN		I/O ⁽¹⁾	DESCRIPTION
NAME	NO.		
ON	1	I	Active high switch control input. Do not leave floating
VIN	2	I	Switch Input
GND	3	GND	Device Ground
ILIM	4	O	Adjusts device current limit through a resistor to ground
VOUT	5	O	Switch Output
FLT	6	O	Open-drain output, pulled low during thermal shutdown or reverse current-conditions

(1) Signal Types: I = Input, O = Output, GND = Ground.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{IN}	Maximum Input Voltage Range	-0.3	6	V
V _{OUT}	Maximum Output Voltage Range	-0.3	6	V
V _{ON}	Maximum ON Pin Voltage Range	-0.3	6	V
V _{FLT}	Maximum FLT Pin Voltage	-0.3	6	V
I _{MAX}	Maximum Continuous Output Current		2.7	A
I _{MAX,PLS}	Maximum Pulsed Output Current (T _J = 85°C, duty cycle = 2%)		4.1	A
T _{STG}	Storage temperature	-65	150	°C
T _{LEAD}	Maximum Lead Temperature (10 s soldering time)		300	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD classification level 1C	±2000	V
		Charged-device model (CDM), per AEC Q100-011 CDM ESD classification level C4A	±500	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
V _{IN}	Input Voltage Range	1.8		5.5	V
V _{OUT}	Output Voltage Range	0		5.5	V
V _{IH}	ON Pin High Voltage Range	1		5.5	V
V _{IL}	ON Pin Low Voltage Range	0		0.35	V
I _{LIM}	Output Current Limit	0.05		3.5	A
T _A	Ambient temperature	-40		125	°C
T _J	Junction temperature	-40		150	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS22950-Q1		UNIT
		DDC(SOT)		
		6 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	104.8		°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	57.6		°C/W
R _{θJB}	Junction-to-board thermal resistance	36.3		°C/W
Ψ _{JT}	Junction-to-top characterization parameter	12.8		°C/W

6.4 Thermal Information (continued)

THERMAL METRIC ⁽¹⁾		TPS22950-Q1		
		DDC(SOT)		
		6 PINS		
Ψ_{JB}	Junction-to-board characterization parameter	36.0		°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

Unless otherwise noted, the characteristics in the following table apply across the recommended operating input voltage range with a load of $C_L = 0.1 \mu\text{F}$, $R_L = 100 \Omega$. Typical Values are at 5V and $T_A = 25^\circ\text{C}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Input Supply (VIN)							
$I_{Q, VIN}$	VIN Quiescent Current	$V_{ON} \geq V_{IH}$, $V_{OUT} = \text{Open}$	-40 °C to 85 °C	40	60	μA	
			-40 °C to 125 °C		60	μA	
$I_{SD, VIN}$	VIN Shutdown Current	$V_{ON} \leq V_{IL}$, $V_{OUT} = \text{GND}$	25 °C	0.2	0.4	μA	
			-40 °C to 85 °C		9	μA	
			-40 °C to 125 °C		46	μA	
ON-Resistance (RON)							
R_{ON}	ON-State Resistance	$V_{IN} = 5\text{V}$, $I_{OUT} = -200 \text{mA}$	25 °C	34	41	m Ω	
			-40 °C to 85 °C		49	m Ω	
			-40 °C to 125 °C		54	m Ω	
R_{ON}	ON-State Resistance	$V_{IN} = 3.3\text{V}$, $I_{OUT} = -200 \text{mA}$	25 °C	41	51	m Ω	
			-40 °C to 85 °C		62		
			-40 °C to 125 °C		68		
R_{ON}	ON-State Resistance	$V_{IN} = 1.8\text{V}$, $I_{OUT} = -200 \text{mA}$	25 °C	65	90	m Ω	
			-40 °C to 85 °C		105	m Ω	
			-40 °C to 125 °C		116	m Ω	
Output Current Limit (ILIM)							
I_{LIM}	Output Current Limit	$R_{ILIM} = 610\Omega$ $V_{OUT} - V_{IN} = 0.3\text{V}$	-40 °C to 125 °C	1.54	2	2.46	A
		$R_{ILIM} = 1.15\text{k}\Omega$ $V_{OUT} - V_{IN} = 0.3\text{V}$	-40 °C to 125 °C	0.75	1	1.25	A
		$R_{ILIM} = 2.21\text{k}\Omega$ $V_{OUT} - V_{IN} = 0.3\text{V}$	-40 °C to 125 °C	0.38	0.5	0.62	A
		$R_{ILIM} = 19.2\text{k}\Omega$ $V_{OUT} - V_{IN} = 0.3\text{V}$	-40 °C to 125 °C	0.034	0.05	0.066	A
t_{LIM}	Current Limit Response Time	Output hard short ($I_{OUT} > I_{LIM}$)	-40 °C to 125 °C		5	μs	
Reverse Current Blocking (RCB)							
V_{RCB}	Activation Threshold	V_{OUT} Rising; $V_{OUT} > V_{IN}$	-40 °C to 125 °C	44		mV	
	Release Threshold	V_{OUT} Falling; $V_{OUT} > V_{IN}$	-40 °C to 125 °C	16		mV	
t_{RCB}	Response Time	$V_{OUT} = V_{IN} + 1\text{V}$	-40 °C to 125 °C	3		μs	
$I_{OUT,RCB}$	Reverse Leakage Current into VOUT	$V_{ON} \leq V_{IL}$ $V_{IN} = 0\text{V}$, $V_{OUT} = 5\text{V}$	-40 °C to 125 °C		38	μA	
Fault Indication (FLT)							
$V_{OL,FLT}$	Output Low Voltage	$I_{FLT} = 1 \text{mA}$	-40 °C to 125 °C		0.1	V	
$t_{D,FLT}$	Fault Delay Time	$V_{ON} \geq V_{IH}$	-40 °C to 125 °C	10		μs	
I_{FLT}	Off State Leakage	$V_{ON} \leq V_{IL}$	-40 °C to 125 °C		50	nA	

6.5 Electrical Characteristics (continued)

Unless otherwise noted, the characteristics in the following table apply across the recommended operating input voltage range with a load of $C_L = 0.1 \mu\text{F}$, $R_L = 100 \Omega$. Typical Values are at 5V and $T_A = 25^\circ\text{C}$.







PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Enable Pin (ON)						
$R_{PD, ON}$	Smart Pull Down Resistance	$V_{ON} \leq V_{IL}$		500	650	k Ω
I_{ON}	ON Pin Leakage	$V_{ON} \geq V_{IH}$			50	nA
R_{QOD}	Quick Output Discharge Resistance	$V_{IN} = 5\text{V}$ $V_{ON} \leq V_{IL}$		120	160	Ω
R_{QOD}	Quick Output Discharge Resistance	$V_{IN} = 3.3\text{V}$ $V_{ON} \leq V_{IL}$		130	185	Ω
R_{QOD}	Quick Output Discharge Resistance	$V_{IN} = 1.8\text{V}$ $V_{ON} \leq V_{IL}$		200	355	Ω
Thermal Shutdown (TSD)						
TSD	Thermal Shutdown	Rising		170		$^\circ\text{C}$
		Falling (Hysteresis)		150		$^\circ\text{C}$

6.6 Switching Characteristics



Unless otherwise noted, the typical characteristics in the following table applies at 25°C with a load of $C_L = 1 \mu\text{F}$, $R_L = 100 \Omega$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{ON}	Turn ON Time	$V_{IN} = 5\text{V}$		1037		μs
t_{ON}	Turn ON Time	$V_{IN} = 3.3\text{V}$		892		μs
t_{ON}	Turn ON Time	$V_{IN} = 1.8\text{V}$		730		μs
t_R	Output Rise Time	$V_{IN} = 5\text{V}$		621		μs
t_R	Output Rise Time	$V_{IN} = 3.3\text{V}$		474		μs
t_R	Output Rise Time	$V_{IN} = 1.8\text{V}$		313		μs
t_D	Output Delay Time	$V_{IN} = 5\text{V}$		415		μs
t_D	Output Delay Time	$V_{IN} = 3.3\text{V}$		415		μs
t_D	Output Delay Time	$V_{IN} = 1.8\text{V}$		415		μs
t_{OFF}	Turn OFF Time	$V_{IN} = 5\text{V}$		19		μs
t_{OFF}	Turn OFF Time	$V_{IN} = 3.3\text{V}$		14		μs
t_{OFF}	Turn OFF Time	$V_{IN} = 1.8\text{V}$		16		μs
t_{FALL}	Output Fall Time	$V_{IN} = 5\text{V}$		118		μs
t_{FALL}	Output Fall Time	$V_{IN} = 3.3\text{V}$		120		μs
t_{FALL}	Output Fall Time	$V_{IN} = 1.8\text{V}$		130		μs


6.7 Typical Characteristics



6.7 Typical Characteristics (continued)



7 Parameter Measurement Information




7-1. Timing Waveform

8 Detailed Description

8.1 Overview

The TPS22950-Q1 is a single channel load switch with a 34-m Ω power MOSFET capable of driving loads up to 2.7 A. While on, the device provides protection against fault cases through its adjustable output current limiting and thermal shutdown. The TPS22950-Q1 responds to overcurrent events with auto-retry behavior. The TPS22950 also provides reverse current blocking for when VOUT exceeds VIN. The switch ON state is controlled by a digital input that is capable of interfacing directly with low-voltage control signals, and a smart pulldown is used to keep the ON pin from floating until system sequencing is complete. When the device is turned off, quick output discharge is enabled, pulling the output voltage down to 0 V through a resistive path to GND.


8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Current Limiting

The TPS22950-Q1 responds to overcurrent conditions by limiting its output current to the I_{LIM} level shown in [Figure 8-1](#).



8-1. Output Current Limit for Short-Circuit Protection (t_{LIM})

When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Two possible overload conditions can occur.

The first condition is when a short circuit or partial short circuit is present on the output and the ON pin is toggled high, turning the device on. The output voltage is held near zero potential with respect to ground and the TPS22950-Q1 ramps the output current to I_{LIM} . The TPS22950-Q1 device limits the current to I_{LIM} until the overload condition is removed or the internal junction temperature of the device reaches thermal shutdown and the device turns itself off. The device remains off until the junction temperature has lowered to $T_{SD,HYS}$, and the device turns itself back on. This action cycles until the overload condition is removed.

The second condition is when a short circuit, partial short circuit, or transient overload occurs after the device has been fully powered on. The device responds to the overcurrent condition within time t_{LIM} , as shown in 8-2, and before the current is able to exceed I_{LIM} . In the case of a fast transient, the current-sense amplifier is overdriven and momentarily disables the internal power FET. The current-sense amplifier recovers and limits the output current to I_{LIM} . Similar to the previous case, the TPS22950-Q1 limits the current to I_{LIM} until the overload condition is removed or the internal junction temperature of the device reaches thermal shutdown and begins thermally cycling on and off.




图 8-2. Transient Current Limit Waveform

8.3.1.1 Adjusting the Current Limit

The current limit is adjusted by connecting an external resistor from the ILIM pin to GND. Use 式 1 to choose the current limit resistor:

$$I_{LIM} = 1.18 \times (R_{ILIM})^{-1.072} \quad (1)$$

8.3.2 Reverse Current Blocking (RCB)

In a scenario where the device is enabled and V_{OUT} is greater than V_{IN} , there is potential for reverse current to flow through the pass FET or the body diode. When the reverse current threshold is exceeded (about 900 mA), there is a delay time (t_{RCB}) before the switch turns off to stop the current flow. The switch remains off and block reverse current as long as the reverse voltage condition exists. After V_{OUT} has dropped below the release voltage threshold (V_{RCB}) the device turns back on. When the ON pin is pulled low, the device constantly blocks reverse current.

8.4 Device Functional Modes

表 8-1 summarizes the device functional modes.

表 8-1. Output Connection Table

ON	Fault Condition	VOUT State	FLT State
L	N/A	Hi-Z	Hi-Z
H	None	V_{IN} (through R_{ON})	Hi-Z
H	Output short	Current limited	Hi-Z
H	Thermal shutdown	Hi-Z	L
H	Reverse current	Hi-Z	L

表 8-2. Smart ON
Functional Modes
($R_{PD,ON}$)

ON	ON Pin
$\leq V_{IL}$	Pulldown active
$\geq V_{IH}$	No pulldown

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

This section highlights some of the design considerations when implementing this device in various applications.

9.2 Typical Application

This typical application demonstrates how the TPS22950-Q1 device can be used to set an adjustable current limit.




图 9-1. Typical Application

9.2.1 Design Requirements

For this example, the values in 表 9-1 are used as the design parameters.

表 9-1. Design Parameters

PARAMETER	VALUE
Input voltage (V_{IN})	5 V
Load current (mA)	100 mA
Typical current limit (mA)	500 mA

9.2.2 Detailed Design Procedure

In this example, the nominal load current is 100 mA, so the current limit can be set to 500 mA without disrupting normal operation. Use 式 2 to calculate the resistor needed on the ILIM pin.

$$I_{LIM} = 1.18 \times (R_{ILIM})^{-1.072} \quad (2)$$


where

- I_{LIM} = Typical current limit setting
- R_{ILIM} = Resistor on the ILIM pin

Based on 式 2, a 2.21-k Ω resistor must be used on the ILIM pin to set a typical current limit of 500 mA.

9.2.3 Application Curves

Figure 9-2 shows the device turning on into a fault condition and limiting the current to the specified amount of 500 mA.



$R_{ILIM} = 2.5 \text{ k}\Omega$

$V_{OUT} = \text{GND}$

Figure 9-2. TPS22950-Q1 Turning On Into an Output Short

9.3 Power Supply Recommendations

The device is designed to operate with a V_{IN} range of 1.8 V to 5.5 V. The V_{IN} power supply must be well regulated and placed as close to the device terminal as possible. The power supply must be able to withstand all transient load current steps. In most situations, using an input capacitance (C_{IN}) of 1 μF is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance can be required on the input.


9.4 Layout

9.4.1 Layout Guidelines

PCB layout is a critical piece of a good power supply design. To maximize the device performance, please use the following recommendations:

- Place R_{ILIM} as close as possible to the device and minimize the current loop to ground.
- Input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductance can have on normal operation.
- Use wide traces for V_{IN} , V_{OUT} , and GND. This helps minimize the parasitic electrical effects and maximizes the thermal capability of the device.

9.4.2 Layout Example



9-3. TPS22950-Q1 Layout Example

10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PTPS22950CQDDCRQ1	ACTIVE	SOT-23-THIN	DDC	6	3000	TBD	Call TI	Call TI	-40 to 125		Samples
TPS22950CQDDCRQ1	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	Call TI SN	Level-1-260C-UNLIM	-40 to 125	950Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS22950-Q1 :

- Catalog : [TPS22950](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22950CQDDCRQ1	SOT-23-THIN	DDC	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22950CQDDCRQ1	SOT-23-THIN	DDC	6	3000	210.0	185.0	35.0



4214841/E 08/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-193.

EXAMPLE BOARD LAYOUT


DDC0006A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPLODED METAL SHOWN
SCALE:15X



SOLDEMASK DETAILS

4214841/E 08/2024

NOTES: (continued)


- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DDC0006A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:15X

4214841/E 08/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated