

Technical documentation



Support & training



**TPS25948** 

JAJSOA3A – FEBRUARY 2023 – REVISED SEPTEMBER 2023

# TPS25948xx 3.5V~23V、12.2mΩ、8Aの eFuse、双方向の電力供給が可能

# 1 特長

TEXAS

- 広い動作時入力電圧範囲:3.5V~23V
  - 絶対最大定格:28V

INSTRUMENTS

- IN と OUT のどちらからでも電力供給可能
- 低いオン抵抗を持つバック・ツー・バック FET を 内蔵: R<sub>ON</sub> = 12.2mΩ (標準値)
- 真の逆電流ブロッキング (RCB) を実現する理想ダ イオード動作
  - 外部ピン制御 (RCBCTRL) により RCB をディ セーブルにし、定常状態で双方向の電力供給を 許可して USB OTG または DRP 動作をサポート
- 高速過電圧保護
  - 調整可能な過電圧誤動作防止 (OVLO) (1µs (標準値) の応答時間)
- 負荷電流監視出力 (ILM) を備えた過電流保護
  - アクティブな電流制限応答
  - 調整可能なスレッショルド (I<sub>LIM</sub>) 1A~9A
     ・ 精度:±10% (最大値) (I<sub>LIM</sub> > 3 A)
- ・ 高速トリップ応答による短絡保護 ― 1μs (標準値) 未満の応答時間 ― 可変スレッショルドと固定スレッショルド
- アクティブ High のイネーブル入力、低電圧誤動作
   防止 (UVLO) スレッショルドを設定可能
- 可変の出力スルーレート (dVdt) 制御
- 過熱保護
- デジタル出力:電源グッド (SPLYGD/SPLYGD) お よびフォルト表示 (FLT)
- UL 2367 認定 (予定)
- IEC 62368-1 CB 認証 (予定)
- 小型サイズ: PowerWCSP 2.4mm × 1.7mm、 0.5mm ピッチ

# 2 アプリケーション

- アダプタとチャージャの入力保護
- USB PD 保護:スマートフォン、タブレット、 PC、ノート PC、モニタ、ドック
- サーバー・マザーボード、アドオン・カード
- エンタープライズ・ストレージ:HBA、SAN、 eSSD
- パワー・マルチプレクシングと OR 接続

# 3 概要

TPS25948xx ファミリの eFuse は、高集積の回路保 護および電源管理ソリューションで、小型パッケージ で提供されます。このデバイスは、少ない数の外付け 部品で複数の保護モードを提供し、過負荷、短絡、電 圧サージ、逆極性、過剰な突入電流に対して堅牢な保 護を行います。バック・ツー・バック FET が内蔵さ れており、出力から入力への逆電流が常にブロックさ れており、出力から入力への逆電流が常にブロックさ れるため、このデバイスはパワー・マルチプレクサや OR 接続アプリケーションに最適で、また、入力電源 に障害が発生した場合に負荷側のエネルギーをバック アップ電源にする必要があるシステムにも適していま す。これらのデバイスは、リニア OR 接続ベースの 方式を採用して DC 逆電流をほぼゼロにしているの で、順方向電圧降下と消費電力を最小限にした理想ダ イオード動作をエミュレートできます。また、このデ バイスには、逆電流ブロックをディセーブルにして、 定常状態で双方向の電力供給を可能にする外部ピン制 御オプションもあります。

出力のスルーレートと突入電流は、単一の外付けコン デンサを使用して調整できます。入力が過電圧スレッ ショルド (調整可能)を上回った場合は、出力を遮 断することにより負荷を入力過電圧状態から保護しま す。このデバイスは、電流をアクティブに制限するこ とで、出力過負荷に対応します。出力電流制限スレッ ショルドおよび過渡過電流ブランキング・タイマは、 ユーザーが調整可能です。電流制限制御ピンは、アナ ログ負荷電流モニタとしても機能します。

これらのデバイスは、熱性能の向上とシステム・フッ トプリントの低減を実現するため、2.4mm × 1.7mm の 12 ボール・パワー・ウェハー・チップ・スケー ル・パッケージ (PowerWCSP) で供給されます。

これらのデバイスは、-40℃~+125℃の接合部温度範 囲で動作が規定されています。

パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	パッケージ・サイズ <sup>(2)</sup>
TPS25948xxYWP	YWP (PWCSP、12)	2.43 mm × 1.71 mm

- (1) 利用可能なすべてのバリアントについては、このデータシートの末尾にある注文情報を参照してください。
- (2) パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はピンも含まれます。



概略回路図

▲ このリソースの元の言語は英語です。 翻訳は概要を便宜的に提供するもので、自動化ツール (機械翻訳)を使用していることがあり、TI では翻訳の正確 性および妥当性につきましては一切保証いたしません。 実際の設計などの前には、ti.com で必ず最新の英語版をご参照くださいますようお願いいたしま



# **Table of Contents**

1	特長	1
2	アプリケーション	1
3	概要	1
4	Revision History	2
5	Device Comparison Table	3
6	Pin Configuration and Functions	1
7	Specifications	5
	7.1 Absolute Maximum Ratings	5
	7.2 ESD Ratings	5
	7.3 Recommended Operating Conditions	5
	7.4 Electrical Characteristics	3
	7.5 Timing Requirements	3
	7.6 Switching Characteristics	)
	7.7 Typical Characteristics10	)
8	Detailed Description17	7
	8.1 Overview	7
	8.2 Functional Block Diagram18	3
	8.3 Feature Description	I
	8.4 Device Functional Modes	2

9 Application and Implementation	<mark>33</mark>
9.1 Application Information	33
9.2 Single Device, Self-Controlled	33
9.3 Typical Application	34
9.4 Active ORing	
9.5 Priority Power MUXing	39
9.6 Parallel Operation	
9.7 USB PD Port Protection	43
9.8 Power Supply Recommendations	45
9.9 Layout	
10 Device and Documentation Support	48
10.1 Documentation Support	
10.2 ドキュメントの更新通知を受け取る方法	48
10.3 サポート・リソース	48
10.4 Trademarks	48
10.5 静電気放電に関する注意事項	48
10.6 用語集	
11 Mechanical, Packaging, and Orderable	
Information	49

# **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Cł	nanges from Revision * (February 2023) to Revision A (September 2023)	Page
•	ドキュメントのステータスを「事前情報」から「量産データ」に変更	1



# **5** Device Comparison Table

Part Number	Steady-state fast-trip threshold	SPLYGD polarity	FLT or RCBCTRL	Response to Fault
TPS259480AYWP				Auto-Retry
TPS259480LYWP	Adjustable (2 x L )	Activo High		Latch-Off
TPS259482AYWP		Active High		Auto-Retry
TPS259482LYWP	S259482LYWP	DODOTDI	Latch-Off	
TPS259481AYWP	Fixed	Active Low	ROBOTRE	Auto-Retry
TPS259481LYWP Fixed Active Low		Active LOW		Latch-Off



# **6** Pin Configuration and Functions





#### 表 6-1. Pin Functions

PIN		TYPE	DESCRIPTION		
NAME	NO.	ITPE	DESCRIPTION		
EN/UVLO	1	Analog input	Active high enable for the device. A resistor divider on this pin from input supply to GND can be used to adjust the undervoltage lockout threshold. <i>Do not leave floating</i> . Refer to $\frac{1}{2}$ $\frac{1}{2} \ge 8.3.1$ for details.		
OVLO	2	Analog input	A resistor divider on this pin from supply to GND can be used to adjust the overvoltage lockout threshold. This pin can also be used as an Aactive low enable for the device. <i>Do not leave floating</i> . Refer to $\pm 2 \rightarrow 3.3.2$ for details.		
SPLYGD	3	Digital output	TPS259480x/2x: Active high Supply Good indication. This is an open drain signal whichis asserted high when the input supply is valid and channel has completed inrushsequence. This can be used to enable/disable the auxiliary supply eFuse to facilitatesmooth switchover in a priority power MUXing configuration. Refer to セクション 8.3.8 formore details.		
SPLYGD 3		Digital output	TPS259481x: Active low Supply Good indication. This is an open drain signal whichis asserted Low when the input supply is valid and channel has completed inrushsequence. This can be used to enable/disable the auxiliary supply eFuse to facilitatesmooth switchover in a priority power MUXing configuration. Refer to $t 2 > 3 > 8.3.8$ formore details.		
FLT	-		TPS259480x: Active low fault event indicator. This is an open drain signal which will bepulled low when a fault is detected. Refer to $\pm 2 \ge 8.3.7$ for more details.		
RCBCTRL	4	Digital input	<i>TPS259481x/2x:</i> Active high reverse current blocking enable input. Leave the pin floating or pull it high to enable reverse current blocking at all times. Pull the pin low to disable reverse current blocking in steady-state to enable bi-directional current flow.		
IN	5, 12	Power	Power input.		
OUT	6, 11	Power	Power output.		
DVDT	7	Analog output	A capacitor from this pin to GND sets the output turn on slew rate. Leave this pin floating for the fastest turn on slew rate. Refer to $\pm 2 \ge 8.3.3.1$ for details.		
GND	8	Ground	This is the ground reference for all internal circuits and must be connected to system GND.		
ILM	9	Analog output	This is a dual function pin used to limit and monitor the output current. An external resistor from this pin to GND sets the output current limit threshold during start-up as well as steady state. The pin voltage can also be used as analog output load current monitor signal. <i>Do not leave floating</i> . Refer to $t 2 2 > 3 > 8.3.3.2$ for more details.		
ITIMER	10	Analog output	A capacitor from this pin to GND sets the overcurrent blanking interval during which the output current can temporarily exceed set current limit (but lower than fast-trip threshold) before the device overcurrent response takes action. Leave this pin open for fastest response to overcurrent events. Refer to $\pm 2 \ge 8.3.3.2$ for more details.		



# **7** Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	Parameter	Pin	MIN	MAX	UNIT
V <sub>IN,MAX</sub>	Maximum input voltage range, $-40^{\circ}C \le T_{J} \le 125^{\circ}C$	IN	V <sub>OUT</sub> – 21	28	V
V <sub>IN,MAX</sub>	Maximum input voltage range, $-10^{\circ}C \le T_{J} \le 125^{\circ}C$	IN	V <sub>OUT</sub> – 22	28	V
V <sub>OUT,MAX</sub>	Maximum output voltage range, –40°C ≤ T <sub>J</sub> ≤ 125°C	OUT	_0.3 min (	28, V <sub>IN</sub> + 21)	
V <sub>OUT,MAX</sub>	Maximum output voltage range, -10°C ≤ T <sub>J</sub> ≤ 125 °C	OUT	_0.3 min (	28, V <sub>IN</sub> + 22)	
V <sub>OUT,MAX,PLS</sub>	Minimum output voltage pulse (< 1 µs)	OUT	-0.8		
V <sub>EN/UVLO,MAX</sub>	Maximum enable pin voltage range	EN/UVLO	-0.3	6.5	V
V <sub>OVLO,MAX</sub>	Maximum OVLO pin voltage range	OVLO	-0.3	6.5	V
V <sub>dVdt,MAX</sub>	Maximum dVdT pin voltage range	dVdt	Internally limited		V
VITIMER,MAX	Maximum ITIMER pin voltage range	ITIMER	Internally limited	ł	V
V <sub>RCBCTRL,MAX</sub>	Maximum RCBCTRL pin voltage range	RCBCTRL	-0.3	6.5	V
V <sub>SPLYGD,MAX</sub>	Maximum SPLYGD/SPLYGD pin voltage range	SPLYGD/SPLYGD	-0.3	6.5	V
V <sub>FLTB,MAX</sub>	Maximum FLT pin voltage range	FLT	-0.3	6.5	V
V <sub>ILM,MAX</sub>	Maximum ILM pin voltage range	ILM	Internally limited	ł	V
I <sub>MAX</sub>	Maximum continuous switch current	IN to OUT or OUT to IN	Internally limited		А
T <sub>J,MAX</sub>	Maximum operating junction temperature		Internally limited		°C
T <sub>LEAD,MAX</sub>	Maximum lead temperature			300	°C
T <sub>STG,MAX</sub>	Maximum storage temperature		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

# 7.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	N/	
V (ESD)		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	Parameter		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage range	IN	2.7	23	V
V <sub>OUT</sub>	Output voltage range	OUT		min (23, V <sub>IN</sub> + 20)	V
V <sub>EN/UVLO</sub>	Enable pin voltage range	EN/UVLO		5 <sup>(1)</sup>	V
V <sub>OVLO</sub>	OVLO pin voltage range	OVLO	0.5	1.5	V
V <sub>dVdt</sub>	dVdT capacitor voltage rating	dVdt	V <sub>IN</sub> + 5 V <sup>(2)</sup>		V
V <sub>RCBCTRL</sub>	RCBCTRL pin voltage range	RCBCTRL		5	V
V <sub>FLTB</sub>	FLTB pin voltage range	FLTB		5	V

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信 5

# 7.3 Recommended Operating Conditions (続き)

over operating free-air temperature range (unless otherwise noted)

Parameter		Pin	MIN	MAX	UNIT
V <sub>SPLYGD</sub>	SPLYGD/SPLYGD pin voltage range	SPLYGD/SPLYGD		5	V
VITIMER	ITIMER pin capacitor voltage rating	ITIMER	4		V
R <sub>ILM</sub>	ILM pin resistance	ILM	536	4834	Ω
I <sub>LOAD</sub>	Continuous switch current, T <sub>J</sub> ≤ 125°C	IN to OUT or OUT to IN		8	А
TJ	Junction temperature		-40	125	°C

(1) For supply voltages below 5 V, it is okay to pull up the EN pin to IN directly. For supply voltages greater than 5 V, it is recommended to use a resistor divider to step down the voltage.

(2) In a PowerMUX scenario with unequal supplies, the dVdt capacitor rating for each device should be chosen based on the highest of the 2 rails.

# 7.4 Electrical Characteristics

(Test conditions unless otherwise noted)  $-40^{\circ}C \le T_J \le 125^{\circ}C$ ,  $V_{IN} = 12$  V, OUT = Open,  $V_{EN/UVLO} = 2$  V,  $V_{OVLO} = 0$  V,  $R_{ILM} = 536 \Omega$ , dVdT = Open, ITIMER = Open, SPLYGD/SPLYGD = Open, FLT = Open for TPS259480x, RCBCTRL = Open for TPS259481x/2x. All voltages referenced to GND.

Test Parameter	Description	MIN	ТҮР	MAX	UNITS
INPUT SUPPL	Y (IN)				
V <sub>UVP(R),IN</sub>	IN supply undervoltage protection rising threshold	2.7	3.0	3.3	V
V <sub>UVP(F),IN</sub>	IN supply undervoltage protection falling threshold	2.2	2.4	2.65	V
I <sub>Q(ON,IN)</sub>	IN supply ON state quiescent current when powered from IN, $V_{EN} > V_{UVLO(R)}$		439	640	μA
I <sub>Q(OFF,UVLO,IN)</sub>	IN supply OFF state current when powered from IN, $V_{SD(F)} < V_{EN} < V_{UVLO(R)}$		73	193	μΑ
I <sub>OUTLKG(ON)</sub>	OUT supply leakage current when powered from IN		432	640	μA
I <sub>OUTLKG(OFF)</sub>	OUT supply leakage current when powered from IN, UVLO condition ( $V_{SD(F)} < V_{EN} < V_{UVLO(R)}$ )		7	29	μΑ
I <sub>SD(IN)</sub>	IN supply shutdown current when powered from IN, V <sub>EN</sub> < V <sub>SD(F)</sub>		7	12	μA
V <sub>UVP(R),OUT</sub>	OUT supply undervoltage protection rising threshold	2.7	3.0	3.3	V
V <sub>UVP(F),OUT</sub>	OUT supply undervoltage protection falling threshold	2.2	2.4	2.65	V
OUTPUT SUP	PLY (OUT)				
I <sub>Q(ON,OUT)</sub>	OUT supply ON state quiescent current when powered from OUT, $V_{EN} > V_{UVLO(R)}$		422	640	μΑ
I <sub>Q(OFF,UVLO,OU</sub> T)	OUT supply OFF state current when powered from OUT, $V_{SD(F)} < V_{EN} < V_{UVLO(R)}$		71	110	μA
I <sub>SD(OUT)</sub>	OUT supply shutdown current when powered from OUT, $V_{\text{EN}}$ < $V_{\text{SD(F)}}$		7	29	μΑ
ON RESISTAN	ICE (IN - OUT)				
P	V <sub>IN</sub> = 12 V, I <sub>OUT</sub> = 3 A, T <sub>J</sub> = 25°C		12.2	15	mΩ
NON	$3.5 \le V_{IN} \le 23 \text{ V}, I_{OUT} = 3 \text{ A}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$			20	mΩ
ENABLE/UND	ERVOLTAGE LOCKOUT (EN/UVLO)				
V <sub>UVLO(R)</sub>	EN/UVLO pin rising threshold to turn FET ON	1.17	1.2	1.23	V
V <sub>UVLO(F)</sub>	UVLO pin falling threshold to turn FET OFF	1.07	1.1	1.12	V
V <sub>SD(F)</sub>	EN/UVLO falling threshold for lowest shutdown current	0.54	0.75		V
I <sub>ENLKG</sub>	EN/UVLO pin leakage current	-0.1		0.1	μA
OVERVOLTA	SE LOCKOUT (OVLO)				

6 *資料に関するフィードバック(ご意見やお問い合わせ)を送信* 



# 7.4 Electrical Characteristics (続き)

(Test conditions unless otherwise noted)  $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ ,  $V_{IN} = 12$  V, OUT = Open,  $V_{EN/UVLO} = 2$  V,  $V_{OVLO} = 0$  V,  $R_{ILM} = 536 \Omega$ , dVdT = Open, ITIMER = Open, SPLYGD/SPLYGD = Open, FLT = Open for TPS259480x, RCBCTRL = Open for TPS259481x/2x. All voltages referenced to GND.

Test Parameter	Description	MIN	ТҮР	МАХ	UNITS	
V <sub>OV(R)</sub>	OVLO pin rising threshold	1.18	1.2	1.23	V	
V <sub>OV(F)</sub>	OVLO pin falling threshold	1.07	1.1	1.12	V	
I <sub>OVLKG</sub>	OVLO pin leakage current, 0.5 V < V <sub>OVLO</sub> < 1.5 V	-0.1		0.1	μA	
OUTPUT LOA	D CURRENT MONITOR (IMON)			·		
G <sub>IMON</sub>	Analog load current monitor gain (IMON : IOUT), $I_{OUT}$ = 1 A, $I_{OUT}$ < $I_{LIM}$	114	133	154	μΑ/Α	
G <sub>IMON</sub>	Analog load current monitor gain (IMON : IOUT), $\rm I_{OUT}$ = 3 A to 8 A, $\rm I_{OUT}$ < $\rm I_{LIM}$	116	133	149	μΑ/Α	
OVERCURRE	NT PROTECTION (OUT)					
	Overcurrent threshold, $R_{ILM}$ = 2.43 k $\Omega$	1.75	1.99	2.25	А	
I <sub>LIM</sub>	Overcurrent threshold, $R_{ILM}$ = 1.62 k $\Omega$	2.7	2.98	3.3	А	
	Overcurrent threshold, $R_{ILM}$ = 604 $\Omega$	7.2	8	8.7	А	
	Circuit-breaker threshold, ILM pin open (Single point failure)			0.1	А	
I <sub>FLT</sub>	Circuit-breaker threshold, ILM pin shorted to GND (Single point failure)		1.4	2.5	А	
I <sub>SCGain</sub>	Scalable Fast-trip current threshold (I <sub>SC</sub> ) : I <sub>LIM</sub> Ratio (Steady- state/Start-up for TPS259480x/2x variants and Start-up for TPS259481x variants)	170%	184%	240%		
I <sub>FFT</sub>	Fixed Fast-trip current threshold, TPS259480x/2x variants only	16.9	25.1	31.0	А	
	Fixed Fast-trip current threshold, TPS259481x variants only	15	22.8	29	А	
V <sub>FB</sub>	V <sub>OUT</sub> threshold to exit current limit foldback	1.5	1.9	2.3	V	
OVERCURRE	NT FAULT TIMER (ITIMER)					
V <sub>INT</sub>	ITIMER pin internal pull-up voltage	2.3	2.6	2.7	V	
RITIMER	ITIMER pin internal pull-up resistance		15.7		kΩ	
IITIMER	ITIMER pin discharge current, I <sub>OUT</sub> > I <sub>LIM</sub>	1.5	1.9	2.45	μΑ	
ΔV <sub>ITIMER</sub>	ITIMER discharge differential voltage threshold	1.28	1.51	1.75	V	
REVERSE CU	RRENT BLOCKING (IN - OUT)					
V <sub>FWD</sub>	$V_{IN} - V_{OUT}$ forward regulation voltage, $I_{OUT}$ = 10 mA	0.1	10.6	24.5	mV	
V <sub>REVTH</sub>	$V_{\text{IN}} - V_{\text{OUT}}$ threshold for fast BFET turn off (enter reverse current blocking)	-44.8	-29.5	-14.8	mV	
V <sub>FWDTH</sub>	$V_{IN} - V_{OUT}$ threshold for fast BFET turn on (exit reverse current blocking)	70	105.9	140	mV	
I <sub>REVLKG</sub>	Reverse leakage current during reverse current blocking condition	-2	-1.1		μA	
SUPPLY GOOD INDICATION (SPLYGD/SPLYGD)						
V <sub>SPLYGD</sub>	SPLYGD pin low voltage V <sub>IN</sub> > 3.3V, Strong pull-up			600	mV	
V <sub>SPLYGD</sub>	SPLYGD pin low voltage $V_{IN}$ < 3.3V, EN < $V_{SD(F)}$ , weak pull-up		650	930	mV	
V <sub>SPLYGD</sub>	SPLYGD pin low voltage V <sub>IN</sub> < 3.3V, EN < V <sub>SD(F)</sub> , strong pull-up		785	990	mV	
ISPLYGDLKG	SPLYGD High leakage current	-3		3	μA	
ISPLYGDBLKG	SPLYGD High leakage current	-3		3	μA	



# 7.4 Electrical Characteristics (続き)

(Test conditions unless otherwise noted)  $-40^{\circ}C \le T_J \le 125^{\circ}C$ ,  $V_{IN} = 12$  V, OUT = Open,  $V_{EN/UVLO} = 2$  V,  $V_{OVLO} = 0$  V,  $R_{ILM} = 536 \Omega$ , dVdT = Open, ITIMER = Open, SPLYGD/SPLYGD = Open, FLT = Open for TPS259480x, RCBCTRL = Open for TPS259481x/2x. All voltages referenced to GND.

Test Parameter	Description	MIN	ТҮР	МАХ	UNITS				
FAULT INDICATION (FLT) or REVERSE BLOCKING CONTROL (RCBCTRL)									
I <sub>FLTBLKG</sub>	FLT leakage current	-1		1	μA				
R <sub>FLTB</sub>	FLT pin internal pull-down resistance, TPS259480x variants only		11.8		Ω				
	RCBCTRL pin internal pull-up current, TPS259481x/2x variants only		5		μA				
V <sub>IH,RCBCTRL</sub>	RCBCTRL pin logic high detection threshold, TPS259481x/2x variants only	1.09	1.15	1.2	V				
V <sub>IL,RCBCTRL</sub>	RCBCTRL pin logic low detection threshold, TPS259481x/2x variants only	1.0	1.0	1.11	V				
OVERTEMPE	RATURE PROTECTION (OTP)								
TSD	Thermal shutdown rising threshold, $T_J$ rising		154		°C				
TSD <sub>HYS</sub>	Thermal shutdown hysteresis, T <sub>J</sub> falling 10								
SLEW RATE C	CONTROL (DVDT)								
l <sub>dvdt</sub>	dVdt pin charging current	2.6	5.3	9	μA				

# 7.5 Timing Requirements

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
t <sub>OVLO</sub>	Overvoltage lock-out response time	$V_{OVLO} > V_{OV(R)}$ to $V_{OUT}\downarrow$	1	μs
t <sub>LIM</sub>	Current limit response time	$I_{OUT}$ > 1.2 × $I_{LIM}$ and ITIMER expired to $I_{OUT}$ settling to within 5% of $I_{LIM}$	250	μs
t <sub>SC</sub>	Scalable fast-trip response time (TPS259480x/2x only)	I <sub>OUT</sub> > 3 × I <sub>LIM</sub> to I <sub>OUT</sub> ↓	900	ns
t <sub>FT</sub>	Fixed fast-trip response time	I <sub>OUT</sub> > I <sub>FFT</sub> to I <sub>OUT</sub> ↓	750	ns
t <sub>RST</sub>	Auto-Retry interval after fault (TPS25948xA only)		103	ms
t <sub>SWOV</sub>	OVLO fast recovery response time	$V_{OVLO} < V_{OV(F)}$ to $V_{OUT}$	85.3	μs
t <sub>SWRCB</sub>	Reverse Current Blocking recovery time	(V <sub>IN</sub> – V <sub>OUT</sub> ) > V <sub>FWDTH</sub> to V <sub>OUT</sub> ↑	46.5	μs
t <sub>RCB</sub>	Reverse Current Blocking comparator response time	$(V_{OUT} - V_{IN}) > 1.3 \times V_{REVTH}$ to BFET OFF	1.1	μs
t <sub>SPLYGDA</sub>	Supply Good assertion de-glitch		14.7	μs
t <sub>SPLYGDD</sub>	Supply Good de-assertion de-glitch		14.3	μs



# 7.6 Switching Characteristics

The output rising slew rate is internally controlled and constant across the entire operating voltage range to ensure the turn on timing is not affected by the load conditions. The rising slew rate can be adjusted by adding capacitance from the dVdt pin to ground. As  $C_{dVdt}$  is increased it will slow the rising slew rate (SR). See Slew Rate and Inrush Current Control (dVdt) section for more details. The Turn-Off Delay and Fall Time, however, are dependent on the RC time constant of the load capacitance ( $C_{OUT}$ ) and Load Resistance ( $R_L$ ). The Switching Characteristics are only valid for the power-up sequence where the supply is available in steady state condition and the load voltage is completely discharged before the device is enabled. Typical values are taken at  $T_L = 25^{\circ}$ C unless specifically noted otherwise.  $R_{OUT} = 100 \Omega$ .  $C_{OUT} = 1 \mu$ F

Р	ARAMETER	VIN	C <sub>dVdt</sub> = Open	C <sub>dVdt</sub> = 3.3 nF	C <sub>dVdt</sub> = 6.8 nF	UNITS
		3.5	0.15	0.78	1.31	ms
t <sub>D,ON</sub>	Turn on delay	12	0.17	1.04	2.04	ms
		23	0.18	1.60	3.44	ms
		3.5	14.40	1.25	0.58	V/ms
SR <sub>ON</sub>	Output rising slew	12	25.30	1.36	0.60	V/ms
		23	38.30	1.44	0.65	V/ms
		3.5	0.20	2.12	4.59	ms
t <sub>R</sub>	Rise time	12	0.36	7.04	17.08	ms
		23	0.47	12.83	27.70	ms
		3.5	0.41	2.88	5.89	ms
t <sub>ON</sub>	Turn on time	12	0.55	8.09	19.14	ms
		23	0.65	14.66	31.20	ms
		3.5	17.30	17.30	17.30	μs
t <sub>D,OFF</sub>	Turn off delay	12	15.80	15.80	15.80	μs
		23	13.50	13.50	13.50	μs
t <sub>F</sub>		3.5		•		
	Fall time	12	Depends on R <sub>OUT</sub> and C <sub>OUT</sub>			μs
		23				



# 7.7 Typical Characteristics







Copyright © 2023 Texas Instruments Incorporated





















# 8 Detailed Description

# 8.1 Overview

The TPS25948xx is an eFuse with integrated power path that is used to ensure safe power delivery in a system. The device starts its operation by monitoring the IN and OUT bus voltage. When the supply voltage (V<sub>IN</sub> or V<sub>OUT</sub>) exceeds the Undervoltage Protection threshold (V<sub>UVP</sub>), the device samples the EN/UVLO pin. A high level (> V<sub>UVLO</sub>) on this pin enables the internal power path (BFET+HFET) to start conducting and allow current to flow between IN and OUT. When EN/UVLO is held low (< V<sub>UVLO</sub>), the internal power path is turned off to block current flow between IN and OUT.

After a successful start-up sequence, the device now actively monitors its load current and bus voltage and controls the internal HFET to ensure that the user adjustable overcurrent limit threshold ( $I_{LIM}$ ) is not exceeded and overvoltage spikes are cut-off once they cross the user adjustable overvoltage lockout threshold ( $V_{OVLO}$ ). The device also provides fast protection against severe overcurrent during short-circuit events. This keeps the system safe from harmful levels of voltage and current. At the same time, a user adjustable overcurrent blanking timer allows the system to pass moderate transient peaks in the load current profile without tripping the eFuse. This ensures a robust protection solution against real faults which is also immune to transients, thereby ensuring maximum system uptime.

The device has integrated reverse current blocking FET (BFET) which operates like an ideal diode. The BFET is linearly regulated to maintain a small constant forward drop ( $V_{FWD}$ ) in forward conduction mode and turned off completely to block reverse current if output voltage exceeds the input voltage. In some device variants, the reverse current blocking can be disabled using an external pin control (RCBCTRL) to allow bi-directional current flow to support applications such as USB On-the-go or DRP (Dual Role Port).

The device also has a built-in thermal sensor based shutdown mechanism to protect itself in case the device temperature  $(T_J)$  exceeds the recommended operating conditions.



# 8.2 Functional Block Diagram



# Not applicable to Latch-off variant (TPS259480L)

図 8-1. TPS259480x Block Diagram





# Not applicable to Latch-off variant (TPS259481L)

図 8-2. TPS259481x Block Diagram





# Not applicable to Latch-off variant (TPS259482L)

図 8-3. TPS259482x Block Diagram



## 8.3 Feature Description

The TPS25948xx eFuse is a compact, feature rich power management device that provides detection, protection ,and indication in the event of system faults.

#### 8.3.1 Undervoltage Lockout (UVLO and UVP)

The TPS25948xx implements undervoltage protection on IN and OUT in case the applied voltage becomes too low for the system or device to properly operate. The undervoltage protection has a default lockout threshold of  $V_{UVP}$  which is fixed internally. Also, the UVLO comparator on the EN/UVLO pin allows the undervoltage protection threshold to be externally adjusted to a user defined value. 🛛 8-4 and  $\vec{x}$  1 show how a resistor divider can be used to set the UVLO set point for a given voltage supply.



図 8-4. Adjustable Undervoltage Protection

$$VIN(UV) = VUVLO(F) \times \frac{R1 + R2}{R2}$$

(1)

### 8.3.2 Overvoltage Lockout (OVLO)

The TPS25948xx allows the user to implement Overvoltage protection on the bus to shield the system against supply overvoltage conditions. The internal fast comparator on the OVLO pin allows the Overvoltage Lockout threshold to be adjusted to a user defined value. Once the voltage at the OVLO pin crosses the OVLO rising threshold  $V_{OV(R)}$ , the device turns off both the FETs to cut off the power path. Thereafter, the devices wait for the voltage at the OVLO pin to fall below the OVLO falling threshold  $V_{OV(R)}$  before the FETs are turned ON again. The rising and falling thresholds are slightly different to provide hysterisis. 🖾 8-5 and  $\vec{x}$  2 show how a resistor divider can be used to set the OVLO set point for a given voltage supply.



図 8-5. Adjustable Overvoltage Protection

$$VIN(OV) = VOV(F) \times \frac{R1 + R2}{R2}$$

(2)



While recovering from a OVLO event, the TPS25948xx bypasses the inrush control (dVdt) and starts up in a current limited manner to provide faster turn ON and minimize power supply droop during supply transient conditions.





### 8.3.3 Inrush Current, Overcurrent, and Short Circuit Protection

TPS25948xx incorporates four levels of protection against overcurrent:

- 1. Adjustable slew rate (dVdt) for inrush current control
- 2. Adjustable threshold (I<sub>LIM</sub>) for overcurrent protection during start-up or steady-state
- 3. Adjustable threshold (I<sub>SC</sub>) for fast-trip response to severe overcurrent during start-up or steady-state
- Fixed threshold (I<sub>FFT</sub>) for fast-trip response to quickly protect against hard output short-circuits during steadystate

### 8.3.3.1 Slew Rate (dVdt) and Inrush Current Control

During hot-plug events or while trying to charge a large output capacitance at start-up, there can be a large inrush current. If the inrush current is not managed properly, it can damage the input connectors and/or cause the system power supply to droop leading to unexpected restarts elsewhere in the system. The inrush current during turn on is directly proportional to the load capacitance and rising slew rate.

**式** 3 can be used to find the slew rate (SR) required to limit the inrush current (I<sub>INRUSH</sub>) for a given load capacitance (C<sub>OUT</sub>):

IINRUSH (mA) = COUT ( $\mu$ F) × SRON (V/ms)

(3)

A capacitor can be connected to the dVdt pin to control the rising slew rate and lower the inrush current during turn on. The required  $C_{dVdt}$  capacitance to produce a given slew rate can be calculated using the equation:



 $CDVDT (pF) = \frac{5000}{SRON (V/ms)}$ 

(4)

The fastest output slew rate is achieved by leaving the dVdt pin open.

注

- 1. The slew rate calculation above holds good for  $C_{dVdt} > 1$  nF. For lower  $C_{dVdt}$  values, the internal gate capacitance may dominate and cause the actual slew rate to deviate from the calculation.
- 2. Slew rate control during start-up is provided only on the HFET which enables inrush current control from IN to OUT.
- 3. For  $C_{dVdt}$  > 10 nF, it is recommended to add a 100- $\Omega$  resistor in series with the capacitor on the dVdt pin.

### 8.3.3.2 Active Current Limiting

The TPS25948xx responds to output overcurrent conditions by actively limiting the current after a user adjustable transient fault blanking interval. When the load current exceeds the set overcurrent threshold ( $I_{LIM}$ ) set by the ILM pin resistor ( $R_{ILM}$ ), but stays lower than the short-circuit threshold ( $2 \times I_{LIM}$  or  $I_{FFT}$  depending on the variant), the device starts discharging the ITIMER pin capacitor using an internal 1.9-µA pulldown current. If the load current drops below the overcurrent threshold before the ITIMER capacitor ( $C_{ITIMER}$ ) discharges by  $\Delta V_{ITIMER}$ , the ITIMER is reset by pulling it up to  $V_{INT}$  internally and the current limit action is not engaged. This allows short load transient pulses to pass through the device without getting current limited. If the overcurrent condition persists, the  $C_{ITIMER}$  continues to discharge and once it discharges by  $\Delta V_{ITIMER}$ , the current limit starts regulating the HFET to actively limit the current to the set overcurrent threshold ( $I_{LIM}$ ). At the same time, the  $C_{ITIMER}$  is charged up to  $V_{INT}$  again so that it is at its default state before the next overcurrent event. This ensures the full blanking timer interval is provided for every overcurrent event.  $\vec{x}$  5 can be used to calculate the  $R_{ILM}$  value for a desired overcurrent threshold.

RILM 
$$(\Omega) = \frac{4834}{\text{ILIM (A)}}$$

(5)

 The TPS259480x/2x variants allow a maximum transient load current up to 2 × I<sub>LIM</sub> for the ITIMER duration. The TPS259481x variants allow a maximum transient load current up to I<sub>FFT</sub> for the ITIMER duration.

注

- 2. Leaving the ILM pin Open sets the current limit to zero and results in the part entering current limit or performing a fast-trip with the slightest amount of loading at the output.
- 3. The current limit circuit employs a foldback mechanism. The current limit threshold in the foldback region ( $0 V < V_{OUT} < V_{FB}$ ) is lower than the steady state current limit threshold ( $I_{LIM}$ ).
- 4. Shorting the ILM pin to ground at any point during normal operation is detected as a fault and the part shuts down. There's a minimum current (I<sub>FLT</sub>) which the part allows in this condition before the pin short condition is detected.

The duration for which transients are allowed can be adjusted using an appropriate capacitor value from ITIMER pin to ground. The  $C_{\text{ITIMER}}$  value needed to set the desired transient overcurrent blanking interval can be calculated using  $\vec{x}$  6.

 $CITIMER (nF) = \frac{tITIMER (ms) \times IITIMER (\mu A)}{\Delta VITIMER (V)}$ 

(6)





Applicable only to TPS259480x 2x variants

#### 図 8-7. TPS25948xx Active Current Limit Response

#### 注

- 1. Leave the ITIMER pin open to allow the part to limit the current with the minimum possible delay.
- 2. Shorting the ITIMER pin to ground results in minimum overcurrent response delay (similar to ITIMER pin open condition), but increases the device current consumption. This is not a recommended mode of operation.
- Active current limiting based on R<sub>ILM</sub> is active during startup. In case the startup current exceeds I<sub>LIM</sub>, the device regulates the current to the set limit. However, during startup the current limit is engaged without waiting for the ITIMER delay.
- 4. Increasing the C<sub>ITIMER</sub> value extends the overcurrent blanking interval, but it also extends the time needed for the C<sub>ITIMER</sub> to recharge up to V<sub>INT</sub>. If the next overcurrent event occurs before the C<sub>ITIMER</sub> is recharged fully, it will take lesser time to discharge to the ITIMER expiry threshold, thereby providing a shorter blanking interval than intended.

During active current limit, the output voltage will drop resulting in increased device power dissipation across the HFET. If the device internal temperature  $(T_J)$  exceeds the thermal shutdown threshold (TSD), the HFET is turned off. Once the part shuts down due to TSD fault, it would either stay latched off (TPS25948xL variants) or restart automatically after a fixed delay (TPS25948xA variants). See *Overtemperature Protection (OTP)* for more details on device response to overtemperature.

#### 8.3.3.3 Short-Circuit Protection

During an output short-circuit event, the current through the device increases very rapidly. When a severe overcurrent condition is detected, the device triggers a fast-trip response to limit the current to a safe level. For the TPS259480x/2x variants, the internal fast-trip comparator employs a scalable threshold ( $I_{SC} = 2 \times I_{LIM}$ ). This enables the user to adjust the fast-trip threshold rather than using a fixed threshold which can be too high for some low current systems. The device also employs a fixed fast-trip threshold ( $I_{FFT}$ ) to protect fast protection against hard short-circuits during steady state. The fixed fast-trip threshold is higher than the



maximum recommended user adjustable scalable fast-trip threshold. The TPS259481x variants employ only the fixed fast-trip threshold. Once the current exceeds  $I_{SC}$  or  $I_{FFT}$ , the HFET is turned off completely within  $t_{SC}$  or  $t_{FT}$ . Thereafter, the devices tries to turn the HFET back on after a short de-glitch interval (30 µs) in a current limited manner instead of a dVdt limited manner. This ensures that the HFET has a faster recovery after a transient overcurrent event and minimizes the output voltage droop. However, if the fault is persistent, the device will stay in current limit causing the junction temperature to rise and eventually enter thermal shutdown. See *Overtemperature Protection (OTP)* section for details on the device response to overtemperature.



<sup>(2)</sup> Applicable only to TPS259480X variants
 <sup>(3)</sup> Applicable only to TPS259480x/2x variants







資料に関するフィードバック(ご意見やお問い合わせ)を送信 25



(7)

# 8.3.4 Analog Load Current Monitor

The TPS25948xx allows the system to accurately monitor the output load current by providing an analog current sense output on the ILM pin which is proportional to the current through the FET. The user can sense the voltage  $(V_{ILM})$  across the R<sub>ILM</sub> to get a measure of the output load current.



 $V_{IN}$  = 12 V,  $C_{OUT}$  = 220 µF,  $R_{ILM}$  = 536  $\Omega$ ,  $I_{OUT}$  varied dynamically between 3 A and 8 A

### 図 8-10. Analog Load Current Monitor Response

# 注

The ILM pin is sensitive to capacitive loading. Careful design and layout is needed to ensure the parasitic capacitive loading on the ILM pin is < 50 pF for stable operation.

### 8.3.5 Reverse Current Protection

The TPS25948xx functions like an ideal diode and blocks reverse current flow from OUT to IN under all conditions. The device has integrated back-to-back MOSFETs connected in a common drain configuration. The voltage drop between the IN and OUT pins is constantly monitored and the gate drive of the blocking FET (BFET) is adjusted as needed to regulate the forward voltage drop at  $V_{FWD}$ . This closed loop regulation scheme (linear ORing control) enables graceful turn off of the MOSFET during a reverse current event and ensures there's almost no DC reverse current flow.

The device also uses a conventional comparator ( $V_{REVTH}$ ) based reverse blocking mechanism to provide fast response ( $t_{RCB}$ ) to transient reverse currents. Once the device enters reverse current blocking condition, it waits for the ( $V_{IN} - V_{OUT}$ ) forward drop to exceed the  $V_{FWDTH}$  before it performs a fast recovery to reach full forward conduction state. This provides sufficient hysterisis to prevent supply noise or ripple from affecting the reverse current blocking response. The recovery from reverse current blocking is very fast ( $t_{SWRCB}$ ). This ensures minimum supply droop which is helpful in applications such as supply MUXing/ORing and USB Fast Role Swap (FRS).

![](_page_26_Picture_0.jpeg)

![](_page_26_Figure_2.jpeg)

図 8-11. Reverse Current Blocking Response

The following waveforms illustrate the reverse current blocking performance in various scenarios.

During fast voltage step at output (e.g. hot-plug), the fast comparator based reverse blocking mechanism ensures minimum jump or glitch on the input rail.

![](_page_27_Picture_1.jpeg)

![](_page_27_Figure_2.jpeg)

図 8-12. Reverse Current Blocking Performance During Fast Voltage Step at Output

During slow voltage ramp at output, the linear ORing based reverse blocking mechanism ensures there is almost no DC current flow from OUT to IN, thereby avoiding input rail from getting slowly charged up to output voltage.

![](_page_27_Figure_5.jpeg)

# 図 8-13. Reverse Current Blocking Performance During Slow Voltage Ramp at Output

When the input supply droops or gets disconnected while the output storage element (bulk capacitor or super capacitor) is charged to the full voltage, the linear ORing scheme minimizes the self-discharge from OUT to IN. This ensures maximum holdup time for the output storage element in critical power back-up applications.

It also prevents incorrect supply presence indication in applications which sense the input voltage to detect if the supply is connected.

![](_page_28_Figure_2.jpeg)

図 8-14. Reverse Current Blocking Performance During Input Supply Failure

The TPS259481x/2x variants provide the option of disabling the reverse current blocking scheme using the RCBCTRL pin. Leaving the RCBCTRL pin floating or pulling it high enables the reverse current blocking during steady-state, while pulling the pin low disables it.

注

RCBCTRL pin controls the reverse current blocking mechanism only during steady-state. It has no effect during disabled or fault state where the reverse current blocking is always active.

# 8.3.6 Overtemperature Protection (OTP)

The TPS25948xx monitors the internal die temperature ( $T_J$ ) at all times and shuts down the part as soon as the temperature exceeds a safe operating level (TSD) thereby protecting the device from damage. The device will not turn back on until the junction cools down sufficiently, that is the die temperature falls below (TSD – TSD<sub>HYS</sub>).

When the TPS25948xL (latch-off variant) detects thermal overload, it will be shut down and remain latched-off until the device is power cycled or re-enabled. When the TPS25948xA (auto-retry variant) detects thermal overload, it will remain off until it has cooled down by TSD<sub>HYS</sub>. Thereafter, it will remain off for an additional delay of  $t_{RST}$  after which it will automatically retry to turn on if it is still enabled.

Device	Enter TSD	Exit TSD				
TPS25948xL (Latch-Off)	T <sub>J</sub> ≥ TSD	$\label{eq:tsdef} \begin{array}{l} T_J < TSD - TSD_{HYS} \\ V_{IN} \text{ cycled to } 0 \text{ V and then above } V_{UVP(R)} \text{ OR EN/UVLO} \\ \text{toggled below } V_{SD(F)} \end{array}$				
TPS25948xA (Auto-Retry)	T <sub>J</sub> ≥ TSD	$\label{eq:tsdef} \begin{array}{l} T_J < TSD - TSD_{HYS} \\ V_{IN} \text{ cycled to 0 V and then above } V_{UVP(R)} \text{ OR EN/UVLO} \\ \text{toggled below } V_{SD(F)} \text{ OR } t_{RST} \text{ timer expired} \end{array}$				

表 8-1. The	rmal Shutdown
------------	---------------

![](_page_29_Picture_1.jpeg)

# 8.3.7 Fault Response and Indication (FLT)

The following table summarizes the device response to various fault conditions. Additionally, an active low external fault indication ( $\overline{FLT}$ ) pin is available on the TPS259480x variants.

Event	Protection Response	Fault Latched Internally	FLT Pin Status <sup>(1)</sup>	FLT Assertion Delay <sup>(1)</sup>
Overtemperature	Shutdown	Y	L	
Undervoltage (UVP or UVLO)	Shutdown	Ν	н	
Input Overvoltage	Shutdown	N	н	
$\label{eq:Interm} \begin{array}{l} \mbox{Transient Overcurrent (I_{LIM} \\ < \mbox{I}_{OUT} < 2 \times \mbox{I}_{LIM} \mbox{ or } \mbox{I}_{FFT} \mbox{ for } \\ \mbox{duration less than } \mbox{t}_{\rm ITIMER}) \end{array}$	None	N	н	
Persistent Overcurrent	Current Limit	N	L	t <sub>ITIMER</sub>
Output Short-Circuit to GND	Circuit Breaker followed by Current Limit	Ν	н	
ILM Pin Open (During Steady State)	Shutdown	Ν	Н	
ILM Pin Shorted to GND	Shutdown	Y	L	
Reverse Current ((V <sub>OUT</sub> - V <sub>IN</sub> ) > V <sub>REVTH</sub> )	Reverse Current Blocking	Ν	н	

表 8-2. Fault Summarv

(1) Applicable to TPS259480x variants only.

Faults which are latched internally can be cleared either by power cycling the part (pulling V<sub>IN</sub> to 0 V) or by pulling the EN/UVLO pin voltage below  $V_{SD(F)}$ . This also releases the FLT pin pull-down for the TPS259480x variants and resets the t<sub>RST</sub> timer for the TPS25948xA (auto-retry) variants.

During a latched fault, pulling the EN/UVLO just below the UVLO threshold has no impact on the device. This is true for both TPS25948xL (latch-off) and TPS25948xA (auto-retry) variants.

For TPS25948xA (auto-retry) variants, on expiry of the  $t_{RST}$  timer after a fault, the device restarts automatically and the FLT pin is de-asserted (TPS259480A variant).

### 8.3.8 Supply Good Indication (SPLYGD/SPLYGD)

The TPS25948xx provides a digital output (SPLYGD/SPLYGD) which is asserted to indicate when the priority input supply is in a valid range (above UVP/UVLO and below OVLO thresholds) and the device has successfully completed its inrush sequence. The SPLYGD/SPLYGD pin is an open-drain signal which needs to be pulled up to an external supply. For the TPS259480x/2x variants, SPLYGD is an active high output. For the TPS259481x variant, SPLYGD is an active low output.

After power up, SPLYGD/SPLYGD pin is de-asserted initially. The device initiates a inrush sequence in which the HFET is turned on in a controlled manner. When the FET gate voltage has reached the full overdrive indicating that the inrush sequence is complete and device is capable of delivering full power, the SPLYGD/SPLYGD pin is asserted. Thereafter, the SPLYGD/SPLYGD pin is de-asserted only if the input supply becomes invalid (below UVP/UVLO or above OVLO thresholds). No load side events/faults have any control over the SPLYGD/SPLYGD de-assertion.

This pin is used to control the auxiliary channel when 2 TPS25948xx devices are connected in a priority power MUX configuration. It can also be used as a supply valid status indication to the downstream load or system supervisor.

![](_page_30_Picture_0.jpeg)

![](_page_30_Figure_2.jpeg)

![](_page_30_Figure_3.jpeg)

31

Event/Condition	SPLYGD Pin <sup>(1)</sup>	SPLYGD Pin <sup>(2)</sup>
Supply Brownout (UVP)	L	L
Shutdown (EN < V <sub>SD</sub> )	L	L
Undervoltage (UVLO)	L	н
Overvoltage (OVLO)	L	н
Inrush	L	н
Steady State	Н	L
Overcurrent	Н	L
Short-Circuit	Н	L
ILM Pin Open	Н	L
ILM Pin Shorted to GND	Н	L
Reverse current ((V <sub>OUT</sub> – V <sub>IN</sub> ) > V <sub>REVTH</sub> )	Н	L
Overtemperature	Н	L

(1) Applicable only to TPS259480x/2x variants.

(2) Applicable only to TPS259481x variants.

When there is no supply to the device, the SPLYGD pin is expected to stay low. However, there is no active pull-down in this condition to drive this pin all the way down to 0 V. If the SPLYGD pin is pulled up to an independent supply which is present even if the device is unpowered, there can be a small voltage seen on this pin depending on the pin sink current, which is a function of the pull-up supply voltage and resistor. Minimize the sink current to keep this pin voltage low enough not to be detected as a logic HIGH by associated external circuits in this condition. This also ensures that the auxiliary channel is not turned off inadvertently in a priority power MUX configuration.

### 8.4 Device Functional Modes

#### 表 8-4. TPS259481x/2x Reverse Current Blocking Operation

RCBCTRL Pin Connection	Reverse Current Blocking in Steady-State
Low	Disabled
Open or High	Enabled

![](_page_32_Picture_0.jpeg)

# 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 9.1 Application Information

The TPS25948x is a 3.5 V to 23 V, 8-A eFuse that is typically used for power rail protection applications. It operates from 3.5 V to 23 V with adjustable overvoltage and undervoltage protection. It provides ability to control inrush current and protection against reverse current conditions. It can be used in a variety of systems such as adapter or charger input protection, USB PD protection in smartphone, tablet, PC, notebook, monitor, dock, server and PC motherboard, add-on cards, enterprise storage – RAID/HBA/SAN/eSSD, power MUXing/ ORing. The design procedure explained in the subsequent sections can be used to select the supporting component values based on the application requirement. Additionally, a spreadsheet design tool TPS25948x Design Calculator is available in the web product folder.

### 9.2 Single Device, Self-Controlled

![](_page_32_Figure_8.jpeg)

図 9-1. Single Device, Self-Controlled

#### Other variations:

In a Host MCU controlled system, EN/UVLO or OVLO can also be driven from the host GPIO to control the device.

ILM pin can be connected to the MCU ADC input for current monitoring purpose.

![](_page_33_Picture_1.jpeg)

注

It is recommended to keep parasitic capacitance on ILM pin below 50 pF to ensure stable operation.

# 9.3 Typical Application

Smartphones come equipped with USB OTG functionality that allows their USB port to be used not only for charging the phone battery but also allow the smartphone to act as a USB host and deliver power to external accessories such as headphones, pen drives, and so forth. Some smartphones also support a wireless charging path which can also be used to wirelessly share power to other devices. TPS259482x can be used as a bi-directional power switch in such applications as shown in 🛛 9-3. For the USB power path, when an external charger is connected at the port, TPS259482x provides a conduction path from IN pin to OUT pin and the battery charger IC is configured to charge the battery and also power the internal circuits. TPS259482x also provides overvoltage and overcurrent protection in this case. In another use case scenario where an accessory such as headphone is connected to the USB port, the phone MCU detects this and the battery charger is configured in OTG boost mode to provide power from battery to the USB port. MCU will also pull down RCBCTRL pin to allow current flow from OUT pin to IN pin of TPS259482x and enables the TPS259482x and establishes a low impedance power path capable of delivering high power to the accessory. Similarly, the TPS259482x also provides controlled bi-directional power flow in the wireless charging and power share sub-system.

![](_page_33_Figure_6.jpeg)

![](_page_33_Figure_7.jpeg)

![](_page_34_Picture_0.jpeg)

![](_page_34_Figure_2.jpeg)

\* Optional circuit components needed for transient protection depending on input and output inductance. Please refer to *Transient Protection* section for details.

#### 図 9-3. USB On-The-Go Port Protection Design Example

#### 9.3.1 Design Requirements

PARAMETER	VALUE
Bus voltage during charging $(V_{IN})$	20 V
Overvoltage protection threshold during charging $(V_{IN(OV)})$	22 V
Max continuous charging current	5 A
Load transient blanking interval during charging $(t_{\text{ITIMER}})$	2 ms
Output capacitance (C <sub>OUT</sub> )	47 µF
Output rise time (t <sub>R</sub> )	12 ms
Overcurrent threshold $(I_{LIM})$ during charging	5.5 A

#### 表 9-1. Design Parameters

### 9.3.2 Detailed Design Procedure

#### 9.3.2.1 Setting Overvoltage Threshold

The supply overvoltage threshold is set using the resistors, R1 and R2, whose values can be calculated as:

$$VIN(OV) = \frac{VOV(R) \times (R1 + R2)}{R2}$$
(8)

Where  $V_{OV(R)}$  is the OVLO rising threshold. Because R1, R2 leak the current from input supply  $V_{IN}$ , these resistors must be selected based on the acceptable leakage current from input power supply  $V_{IN}$ . The current drawn by R1, R2 from the power supply is IR12 =  $V_{IN}$  / (R1 + R2). However, leakage currents due to external active components connected to the resistor string can add error to these calculations. So, the resistor string current, IR12, must be chosen to be 20 times greater than the leakage current expected on the OVLO pin.

From the device electrical specifications, OVLO leakage current is 0.1  $\mu$ A (maximum), V<sub>OV(R)</sub> = 1.2 V. From design requirements, V<sub>IN(OV)</sub> = 22 V. To solve the equation, first choose the value of R1 = 470 k $\Omega$  and use the above equation to solve for R2 = 27.11 k $\Omega$ .

Using the closest standard 1% resistor values, we get R1 = 470 k $\Omega$ , R2 = 26.7 k $\Omega$ .

#### 9.3.2.2 Setting Output Voltage Rise Time (t<sub>R</sub>)

For a successful design, the junction temperature of device must be kept below the absolute maximum rating during both dynamic (start-up) and steady-state conditions. Dynamic power stresses often are an order of

TEXAS INSTRUMENTS www.ti.com/ja-jp

magnitude greater than the static stresses, so it is important to determine the right start-up time and inrush current limit required with system capacitance to avoid thermal shutdown during start-up.

The slew rate (SR) needed to achieve the desired output rise time can be calculated as:

SR (V/ms) = 
$$\frac{\text{VIN}(\text{V})}{\text{tR}(\text{ms})} = \frac{20 \text{ V}}{12 \text{ ms}} = 1.67 \text{ V/ms}$$
 (9)

The  $C_{dVdt}$  needed to achieve this slew rate can be calculated as:

$$CdVdt (pF) = \frac{5000}{SR (V/ms)} = \frac{5000}{1.67} = 2994 \, pF$$
(10)

Choose the nearest standard capacitor value as 3000 pF.

For this slew rate, the inrush current can be calculated as:

IINRUSH (mA) = SR (V/ms) x COUT (
$$\mu$$
F) = 1.67 x 47 = 79 mA (11)

The average power dissipation inside the part during inrush can be calculated as:

PDINRUSH (W) = 
$$\frac{\text{IINRUSH (A) x VIN (V)}}{2} = \frac{0.079 \text{ x } 20}{2} = 0.8 \text{ W}$$
 (12)

For the given power dissipation, the thermal shutdown time of the device must be greater than the ramp-up time  $t_R$  to avoid start-up failure. 9-4 shows the thermal shutdown limit, for 0.8 W of power, the shutdown time is more than 10 s which is very large as compared to  $t_R = 12$  ms. Therefore, it is safe to use 12 ms as the startup time for this application.

![](_page_35_Figure_13.jpeg)

図 9-4. Thermal Shut-Down Plot During Inrush

# 9.3.2.3 Setting Overcurrent Threshold (I<sub>LIM</sub>)

The overcurrent protection threshold can be set using the R<sub>ILM</sub> resistor whose value can be calculated as:

RILM (
$$\Omega$$
) =  $\frac{4834}{\text{ILIM}(A)} = \frac{4834}{5.5 \text{ A}} = 879 \,\Omega$  (13)

Choose nearest 1% standard resistor value as 866  $\Omega$ .

![](_page_36_Picture_0.jpeg)

# 9.3.2.4 Setting Overcurrent Blanking Interval (t<sub>ITIMER</sub>)

The overcurrent blanking timer interval can be set using the C<sub>ITIMER</sub> capacitor whose value can be calculated as:

$$CITIMER (nF) = \frac{tITIMER (ms) \times IITIMER (\mu A)}{\Delta VITIMER (V)} = \frac{2 \times 1.9}{1.51} = 2.51 \text{ nF}$$
(14)

Choose nearest standard capacitor value as 2.2 nF.

#### 9.3.3 Application Curves

![](_page_36_Figure_7.jpeg)

TPS25948 JAJSOA3A – FEBRUARY 2023 – REVISED SEPTEMBER 2023

![](_page_37_Picture_1.jpeg)

![](_page_37_Figure_2.jpeg)

# 9.4 Active ORing

A typical redundant power supply configuration is shown in 🛛 9-11 below. Schottky ORing diodes have been popular for connecting parallel power supplies, such as parallel operation of wall adapter with a battery or a hold-up storage capacitor. The disadvantage of using ORing diodes is high voltage drop and associated power loss. The TPS25948xx with integrated, low-ohmic, back-to-back FETs provide a simple and efficient solution. 🖄 9-11 below shows the Active ORing implementation using TPS249480x devices.

![](_page_37_Figure_5.jpeg)

図 9-11. Two Devices, Active ORing Configuration

The linear ORing mechanism in TPS25948xx ensures that there's no reverse current flowing from one power source to the other during fast or slow ramp of either supply.

The following waveform illustrates the active ORing behavior when the supply rails are being ramped up sequentially.

![](_page_38_Picture_0.jpeg)

![](_page_38_Figure_2.jpeg)

When the bus voltages (IN1 and IN2) are matched, device in each path sees a forward voltage drop and is ON delivering the load current. During this period, current is shared between the rails in the ratio of differential voltage drop across each device.

In addition to supply ORing, the devices protect the system from overvoltage, excessive inrush current, overload and short-circuit faults at all times.

注

ORing can be done either between two similar rails or between dissimilar rails. For ORing cases with skewed voltage combinations, the dVdt pin capacitor rating should be chosen based on the highest of the 2 supplies. Refer to Recommended Operating Conditions table for more details.

# 9.5 Priority Power MUXing

Applications having two energy sources such as PCIe cards, Tablets and Portable battery powered equipment require preference of one source to another. For example, mains power (wall-adapter) has the priority over the internal battery back-up power. These applications demand for switchover from mains power to backup power only when main input voltage falls below a user defined threshold. The TPS25948xx devices provide a simple solution for priority power multiplexing needs.

☑ 9-14 shows a typical priority power multiplexing implementation using TPS259480x devices. When primary (priority) power source (IN1) is present and within the valid range (not in UV/OV condition), the primary path device path powers the OUT bus irrespective of whether auxiliary supply voltage ( $V_{IN2}$ ) is greater than, equal to or less than primary supply voltage ( $V_{IN1}$ ). The device in auxiliary path is held in off condition by forcing its OVLO pin to high using the SPLYGD signal from the primary path device.

Once the primary supply voltage falls outside the user-defined valid operating range (UV/OV condition), the primary path device de-asserts the SPLYGD which signals the auxiliary path device to turn on and the system starts operating from the auxiliary supply. During this transition, the auxiliary path device bypasses its dVdt limited startup and performs a fast recovery to start delivering power within t<sub>SWOV</sub>.

When the primary supply is restored, the primary path device turns on fully at a defined slew rate and then asserts its SPLYGD pin high to turn the auxiliary path device off, allowing a seamless transition from auxiliary to the primary supply with minimal output voltage droop and with no shoot-through current.

A key consideration in power MUXing applications is the minimum voltage the output bus droops to during the switchover from one supply to another. This in turn depends on multiple factors including the output load current ( $I_{LOAD}$ ), output bus hold-up capacitance ( $C_{OUT}$ ) and switchover time ( $t_{SW}$ ).

![](_page_39_Picture_1.jpeg)

While switching from primary supply (V<sub>IN1</sub>) to auxiliary supply (V<sub>IN2</sub>), the minimum bus voltage can be calculated using  $\vec{\pm}$  15. Here, the switchover time (t<sub>SW</sub>) is equal to the fast OVLO recovery time (t<sub>SWOV</sub>) taken by the TPS259480x variants to turn on fully and start delivering current to the load.

$$VOUT,min (V) = min (VIN1, VIN2) - \frac{tSW (\mu s) \times ILOAD (A)}{COUT (\mu F)}$$
(15)

While switching from auxiliary supply ( $V_{IN2}$ ) to primary supply ( $V_{IN1}$ ), the minimum bus voltage can be calculated using  $\vec{\pm}$  16. Here the maximum switchover time is equal to the RCB recovery time ( $t_{SWRCB}$ ), depending on whether  $V_{IN1}$  is equal to or lower than  $V_{IN2}$  to start with.

$$VOUT,min (V) = min (VIN1, VIN2) - VFWDTH (V) - \frac{tSWRCB (\mu s) \times ILOAD (A)}{COUT (\mu F)}$$
(16)

The SPLYGD pins of the devices can be used as a digital indication to identify which of the 2 supplies is active and delivering power to the load.

![](_page_39_Figure_7.jpeg)

図 9-14. Priority Power MUXing With 2 × TPS259480x - Option 1

This configuration provides the most compact priority power MUXing solution with multiple benefits, including active current limit protection on both channels as well as overvoltage protection on primary channel. It also provides the fastest switchover time from primary to auxiliary, but at the cost of a slightly increased quiescent current on the auxiliary path while primary path is active. Also, it uses the fewest external components, but at the cost of bypassing overvoltage protection on auxiliary channel.

The following waveforms illustrate the TPS259480x performance in a priority power MUXing configuration.

![](_page_40_Picture_0.jpeg)

![](_page_40_Figure_2.jpeg)

ere is a possible variation to the above configuration in case overvoltage protection is needed on both channels. This needs an additional signal N-FET to drive the OVLO pin of the auxiliary path device as shown in  $\boxtimes$  9-17. The switchover times are similar to the previous configuration.

![](_page_40_Figure_4.jpeg)

図 9-17. Priority Power MUXing With 2 × TPS259480x - Option 2

Another variation of the previous configuration ensures minimum quiescent current on the auxiliary channel while primary channel is active, but at the cost of additional N-FET to drive the EN/UVLO pin of auxiliary path device as shown in 29-18. At the same time, it has a higher switchover delay from primary to auxiliary supply as compared to the previous configuration.

![](_page_41_Picture_1.jpeg)

![](_page_41_Figure_2.jpeg)

図 9-18. Priority Power MUXing With 2 × TPS259480x - Option 3

While switching from a higher supply rail to lower supply rail, the minimum bus voltage can be calculated using  $\vec{z}$  17. Here, the switchover time is equal to the time taken by the device to come out of reverse current blocking state (t<sub>SWRCB</sub>).

$$VOUT,min (V) = min (VIN1, VIN2) - VFWDTH (V) - \frac{tSWRCB (\mu s) \times ILOAD (A)}{COUT (\mu F)}$$
(17)

While switching from a lower supply rail to higher supply rail, the minimum bus voltage can be calculated using  $\vec{t}$  18. Here, the switchover time ( $t_{SW}$ ) is the time taken by the device to turn on fully and start delivering current to the load, which is equal to the device turn-on time ( $t_{ON}$ ), which in turn includes the turn-on delay ( $t_{D,ON}$ ) and rise time ( $t_R$ ) determined by the dVdt capacitor ( $C_{dVdt}$ ) and bus voltage.

$$VOUT,min (V) = min (VIN1, VIN2) - \frac{tSW (\mu s) \times ILOAD (A)}{COUT (\mu F)}$$
(18)

注

- 1. Power MUXing can be done either between two similar rails (such as 12-V Primary and 12-V Aux, 3.3-V Primary and 3.3-V Aux) or between dissimilar rails (such as 12-V Primary and 5-V Aux or vice versa).
- 2. For power MUXing cases with skewed voltage combinations, care must be taken to design circuit components on EN/OVLO pins for the lower voltage channel devices such that the absolute maximum ratings on those pins are not exceeded when higher voltage is present on the other channel. Also, the dVdt pin capacitor rating should be chosen based on the highest of the 2 supplies. Refer to Recommended Operating Conditions table for more details.

# 9.6 Parallel Operation

Applications which need higher steady current can use 2 or more TPS25948x devices connected in parallel as shown in 29-19. In this configuration, the first device turns on initially to provide the inrush current limiting. The second device is held in an OFF state by driving its EN/UVLO pin low using the SPLYGD signal of the first device. Once the inrush sequence is complete, the first device asserts its SPLYGD pin high and turns on the second device. The second device asserts its SPLYGD signal to indicate when it has turned on fully, thereby indicating to the system that the parallel combination is ready to deliver the full steady state current.

![](_page_42_Picture_0.jpeg)

Once in steady state, both devices share current nearly equally. There could be a slight skew in the currents depending on the part-to-part variation in the R<sub>ON</sub> as well as the PCB trace resistance mismatch.

![](_page_42_Figure_3.jpeg)

### 図 9-19. Two Devices Connected in Parallel for Higher Steady State Current Capability

The following waveforms illustrate the behavior of parallel configuration during start-up as well as during steady state.

![](_page_42_Figure_6.jpeg)

### 9.7 USB PD Port Protection

End equipments like PC, Notebooks, Docking Stations, Monitors etc.. have USB PD ports which can be configured as DFP (Source), UFP (Sink) or DRP (Source+Sink). TPS25948xx can be used to as a fully integrated power path solution for USB PD ports as shown in ⊠ 9-22 below.

TPS25948xx provides all the basic protection functions needed on the USB power path e.g. overvoltage, overcurrent and short-circuit protection along with monitoring and control. The linear ORing mechanism in TPS25948xx ensures that there's no reverse current flowing from one power source to the other during fast or slow ramp of either supply.

Copyright © 2023 Texas Instruments Incorporated

![](_page_43_Picture_1.jpeg)

![](_page_43_Figure_2.jpeg)

図 9-22. USB PD Port Protection

![](_page_44_Picture_0.jpeg)

## 9.8 Power Supply Recommendations

The TPS25948x devices are designed for a supply voltage range of 3.5 V  $\leq$  V<sub>IN</sub> or V<sub>OUT</sub>  $\leq$  23 V. An input ceramic bypass capacitor higher than 0.1 µF is recommended if the input supply is located more than a few inches from the device. The power supply must be rated higher than the set current limit to avoid voltage droops during overcurrent and short-circuit conditions.

#### 9.8.1 Transient Protection

In the case of a short-circuit and overload current limit when the device interrupts current flow, the input inductance generates a positive voltage spike on the input, and the output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) is dependent on the value of inductance in series to the input or output of the device. Such transients can exceed the absolute maximum ratings of the device if steps are not taken to address the issue. Typical methods for addressing transients include:

- Minimize lead length and inductance into and out of the device.
- Use a large PCB GND plane.
- Connect a Schottky diode from the OUT pin ground to absorb negative spikes.
- Connect a low ESR capacitor larger than 1 µF at the OUT pin very close to the device.
- Use a low-value ceramic capacitor C<sub>IN</sub> = 1 µF to absorb the energy and dampen the transients. The capacitor voltage rating should be atleast twice the input supply voltage to be able to withstand the positive voltage excursion during inductive ringing.

The approximate value of input capacitance can be estimated with the equation:

$$VSPIKE(ABSOLUTE) = VIN + ILOAD \times \sqrt{\frac{LIN}{CIN}}$$
(19)

where

- V<sub>IN</sub> is the nominal supply voltage.
- • I<sub>LOAD</sub> is the load current.
- L<sub>IN</sub> equals the effective inductance seen looking into the source.
- C<sub>IN</sub> is the capacitance present at the input.
- Some applications may require the addition of a Transient Voltage Suppressor (TVS) to prevent transients
  from exceeding the absolute maximum ratings of the device. In some cases, even if the maximum amplitude
  of the transients is below the absolute maximum rating of the device, a TVS can help to absorb the excessive
  energy dump and prevent it from creating very fast transient voltages on the input supply pin of the IC, which
  can couple to the internal control circuits and cause unexpected behavior.
- For applications such as USB-C ports where a powered cable can be plugged to the output of the device, there could be excess voltage stress from OUT to IN which exceeds the absolute maximum rating of the device. It's recommended to add a TVS diode from OUT to IN to clamp the voltage to a safe level.

The circuit implementation with optional protection components is shown in 29-23.

![](_page_44_Figure_21.jpeg)

図 9-23. Circuit Implementation with Optional Protection Components

Copyright © 2023 Texas Instruments Incorporated

*資料に関するフィードバック(ご意見やお問い合わせ) を送信* 45

![](_page_45_Picture_1.jpeg)

### 9.8.2 Output Short-Circuit Measurements

It is difficult to obtain repeatable and similar short-circuit testing results. The following contribute to variation in results:

- Source bypassing
- Input leads
- · Circuit layout
- Component selection
- Output shorting method
- Relative location of the short
- Instrumentation

The actual short exhibits a certain degree of randomness because it microscopically bounces and arcs. Ensure that configuration and methods are used to obtain realistic results. Do not expect to see waveforms exactly like those in this data sheet because every setup is different.

# 9.9 Layout

#### 9.9.1 Layout Guidelines

- For all applications, a ceramic decoupling capacitor of 0.1 µF or greater is recommended between the IN terminal and GND terminal.
- The optimal placement of the decoupling capacitor is closest to the IN and GND terminals of the device. Care
  must be taken to minimize the loop area formed by the bypass-capacitor connection, the IN terminal, and the
  GND terminal of the IC.
- High current-carrying power-path connections must be as short as possible and must be sized to carry at least twice the full-load current.
- The GND terminal must be tied to the PCB ground plane at the terminal of the IC with the shortest possible trace. The PCB ground must be a copper plane or island on the board. It's recommended to have a separate ground plane island for the eFuse. This plane doesn't carry any high currents and serves as a quiet ground reference for all the critical analog signals of the eFuse. The device ground plane should be connected to the system power ground plane using a star connection.
- The IN and OUT pads are used for heat dissipation. Connect to as much copper area on top and bottom PCB layers using as possible with thermal vias. The vias under the device also help to minimize the voltage gradient accross the IN and OUT pads and distribute current unformly through the device, which is essential to achieve the best on-resistance and current sense accuracy.
- Locate the following support components close to their connection pins:
  - R<sub>ILM</sub>
  - C<sub>dVdT</sub>
  - CITIMER
  - Resistors for the EN/UVLO and OVLO pins
- Connect the other end of the component to the GND pin of the device with shortest trace length. The trace
  routing for the R<sub>ILM</sub>, C<sub>ITIMER</sub> and C<sub>dVdt</sub> components to the device must be as short as possible to reduce
  parasitic effects on the current limit, overcurrent blanking interval and soft start timing. It's recommended to
  keep parasitic capacitance on ILM pin below 50 pF to ensure stable operation. These traces must not have
  any coupling to switching signals on the board.
- Since the bias current on ILM pin directly controls the overcurrent protection behavior of the device, the PCB routing of this node must be kept away from any noisy (switching) signals.

![](_page_46_Picture_0.jpeg)

 Protection devices such as TVS, snubbers, capacitors, or diodes must be placed physically close to the device they are intended to protect. These protection devices must be routed with short traces to reduce inductance. For example, a protection Schottky diode is recommended to address negative transients due to switching of inductive loads. It's also recommended to add a ceramic decoupling capacitor of 1 µF or greater between OUT and GND. These components must be physically close to the OUT pins. Care must be taken to minimize the loop area formed by the Schottky diode/bypass-capacitor connection, the OUT pin and the GND terminal of the IC.

## 9.9.2 Layout Example

![](_page_46_Figure_4.jpeg)

図 9-24. Layout Example

![](_page_47_Picture_1.jpeg)

# **10 Device and Documentation Support**

## **10.1 Documentation Support**

### 10.1.1 Related Documentation

For related documentation see the following:

- TPS25948EVM eFuse Evaluation Board
- TPS25948x Design Calculator
- Application brief eFuses for USB Type-C protection

# 10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更 新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週 受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

# 10.3 サポート・リソース

TI E2E<sup>™</sup> サポート ・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅 速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必 要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様 を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

### **10.4 Trademarks**

TI E2E<sup>™</sup> is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

#### 10.5 静電気放電に関する注意事項

![](_page_47_Picture_17.jpeg)

この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適 切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがありま す。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 10.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

![](_page_48_Picture_0.jpeg)

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

![](_page_49_Picture_0.jpeg)

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)	(-)			
TPS259480AYWPR	ACTIVE	DSBGA	YWP	12	3000	RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 125	259480A	Samples
TPS259480LYWPR	ACTIVE	DSBGA	YWP	12	3000	RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 125	259480L	Samples
TPS259481AYWPR	ACTIVE	DSBGA	YWP	12	3000	RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 125	259481A	Samples
TPS259481LYWPR	ACTIVE	DSBGA	YWP	12	3000	RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 125	259481L	Samples
TPS259482AYWPR	ACTIVE	DSBGA	YWP	12	3000	RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 125	259482A	Samples
TPS259482LYWPR	ACTIVE	DSBGA	YWP	12	3000	RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 125	259482L	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

![](_page_50_Picture_0.jpeg)

www.ti.com

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **YWP0012A**

![](_page_51_Picture_1.jpeg)

# **PACKAGE OUTLINE**

# PowerWCSP - 0.376 mm max height

POWER CHIP SCALE PACKAGE

![](_page_51_Figure_5.jpeg)

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.

![](_page_51_Picture_9.jpeg)

# YWP0012A

# **EXAMPLE BOARD LAYOUT**

# PowerWCSP - 0.376 mm max height

POWER CHIP SCALE PACKAGE

![](_page_52_Figure_4.jpeg)

NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

![](_page_52_Picture_7.jpeg)

# YWP0012A

# **EXAMPLE STENCIL DESIGN**

# PowerWCSP - 0.376 mm max height

POWER CHIP SCALE PACKAGE

![](_page_53_Figure_4.jpeg)

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

![](_page_53_Picture_7.jpeg)

#### 重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated